Please use this identifier to cite or link to this item: http://openarchive.nure.ua/handle/document/1846
Title: State Machines Synthesis and Implementation into FPGAs with Multiple Encoding of States
Authors: Bukowiec, A.
Barkalov, A. A.
Titarenko, L.
Keywords: circuit synthesis
field programmable gate arrays
finite state machines
logic design
Issue Date: 2008
Publisher: ХНУРЭ
Citation: Bukowiec, A. State Machines Synthesis and Implementation into FPGAs with Multiple Encoding of States / A. Bukowiec, A. Barkalov, L. Titarenko // Радиоэлектроника и информатика : науч.-техн. журн. – Х. : Изд-во ХНУРЭ, 2008. – Вып. 4. – С. 43-48.
Abstract: The method of synthesis and implementation into FPGAs (Field Programmable Gate Arrays) of Mealy FSMs (Finite State Machines) is proposed. Synthesis is based on the architectural decomposition and the multiple encoding. A set of states is divided into subsets based on a current state or a executed microinstruction. Then, states are encoded separately in each subset. The state is decoded in the second-level circuit based on the multiple code and the code of a current state or the code of a executed microinstruction. It leads to implementation of an FSM in double-level structure where utilization of both, LUTs (Look-Up Tables) and embedded memory blocks, is applied. It leads to balanced usage of hardware resources of an FPGA device.
URI: http://openarchive.nure.ua/handle/document/1846
Appears in Collections:Радиоэлектроника и информатика

Files in This Item:
File Description SizeFormat 
RI_2008_4-043-048.pdf567.37 kBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.