Перегляд за автором "Zaichenko, O."
Зараз показано 1 - 3 з 3
Результатів на сторінку
Варіанти сортування
Публікація Realisation of Iterative Algorithm of Six-Port Reflectometer on FPGA Using Logarithm Function(2020) Zaichenko, O.; Zaichenko, N.; Galkin, P.; Golovkina, L.The six-port reflectometer is an universal measurement device of microwave range for signal power and tract termination reflection coefficient definition. The definition of such tract and termination parameters is made by sensor signal processing. As processing algorithm can be used least squares estimation. The advantages of least squares estimation is accuracy. The condition of its use is redundandant sensor number. The least squares estimation feature is invers matrix computation. As to FPGA realisation of algorithm there are problems connected to matrix inversion. So the report is devoted to attempt to simplify six-port reflectometer sensor signal processing and to avoid inverse matrix computation.Публікація The Microwave Oven Thermal Field Uniformity Increasing by Using Powermeter(2019) Zaichenko, O.; Golovkina, L.; Miroshnyk, M.; Pahomov, Y.; Galkin, P.The microwave oven qualities improvement can be achieved, if use a powermeter. Extracting information about the passing power from the sensor signals in the powermeter can be performed by determining the passing power as a geometric mean of the sensor signals. The main advantage of this approach is ease of automation. The limitations of the passing power calculating algorithm as a geometric mean of two sensors signals are that mathematically rigorous expressions. It can be obtained only if two sensor signals are taken at the maximum and minimum of the standing wave. When the sensors was not placed in the maximum and minimum of the standing wave, the error appears. An amendment was made, and the non-excluded residual was estimated.Публікація Using Benchmark Tests for Research State Memory Encoding in Finite State Machine(2021) Zaichenko, O.; Zaichenko, N.; Galkin, P.; Tsekhmistro, R.—The synthesizer will automatically assign the state memory codes based on the most effective use of the target technology (e.g., binary, gray code, one-hot) in FPGA. But exists alternative, when user by himself choose type of memory encoding. There was considered user defined state coding method for Quartus Altera.