Please use this identifier to cite or link to this item: http://openarchive.nure.ua/handle/document/2135
Title: Verification Challenges of Clock Domain Crossings
Authors: Zaychenko, S.
Melnik, D.
Lukashenko, O.
Keywords: Verification
Clock Domain Crossings
Issue Date: 2008
Publisher: EWDTS
Citation: Zaychenko S. Verification Challenges of Clock Domain Crossings/D. Melnik, S. Zaychenko, O. Lukashenko//Proceedings of IEEE East-West Design & Test Symposium (EWDTS’08)
Abstract: This paper discusses typical verification problems occurring within SoC design cycle when multiple clock domains are involved. Critical cases leading to unpredictable SoC behavior during data transfer across clock domains are identified and described. A principle for metastability modeling is suggested. Only the most elementary logic circuits use a single clock. Today’s system-on-chips (SoC) have dozens of asynchronous clocks. There are a lot of software programs to assist in creating of multimillion-gate ASIC/FPGA circuits, but designer still has to know reliable design techniques to reduce the risk of CDCrelated design re-spins. Moreover, the most relevant literature does not cover CDC-related issues and approaches to prevent appropriate costly silicon bugs.
URI: http://openarchive.nure.ua/handle/document/2135
Appears in Collections:Кафедра автоматизації проектування обчислювальної техніки (АПОТ)

Files in This Item:
File Description SizeFormat 
Зайченко_EWDTS_2008.pdf1.12 MBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

Admin Tools