Please use this identifier to cite or link to this item:
Title: Enhancing Path Delay Fault Coverage by Weighted Pseudorandom Test Generation
Authors: Gjermundnes, O.
Aas, E. J.
Keywords: Automatic testing
Fault diagnosis
Built-in testing
Issue Date: 2008
Publisher: ХНУРЭ
Citation: Gjermundnes, O. Enhancing Path Delay Fault Coverage by Weighted Pseudorandom Test Generation/ O. Gjermundnes, E. J. Aas // Радиоэлектроника и информатика : науч.-техн. журн. – Х. : Изд-во ХНУРЭ, 2008. – Вып. 1. – С. 13–18.
Abstract: The implementation of a system for analyzing circuits with respect to their path-delay fault testability is presented. It includes a path-delay fault simulator, and an ATPG for path-delay faults combined into a test tool. The test tool is used to evaluate the performance of several different test vector generators. The test generators exploit weighted pseudo-random stimuli generation, based on arithmetic BIST and SIC patterns. The main goal is to find efficient heuristics that improves path-delay fault detection efficiency in terms of test time. We show that weighted ABIST stimuli are productive for detecting the K-longest path-delay faults for most circuits. On the average, we obtained fault coverage of 92.6% for the 20.000 longest paths on iscas’85 circuits. Index Terms − Built-in testing, Fault diagnosis, Automatic testing.
Appears in Collections:Радиоэлектроника и информатика

Files in This Item:
File Description SizeFormat 
RI_2008_1-013-018.pdf451.29 kBAdobe PDFView/Open

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.