Please use this identifier to cite or link to this item:
Title: Optimal Memory Tests Coding for Programmable BIST Architecture
Authors: Ivaniuk, A. A.
Keywords: finite state machines
built-in testing
memory testing
Issue Date: 2008
Publisher: ХНУРЭ
Citation: Ivaniuk, A. A. Optimal Memory Tests Coding for Programmable BIST Architecture / A. A. Ivaniuk // Радиоэлектроника и информатика : науч.-техн. журн. – Х. : Изд-во ХНУРЭ, 2008. – Вып. 4. – С. 32-37.
Abstract: Programmable memory BIST architecture is becoming a necessity for embedded memory cores. Classical memory BIST architectures use fixed algorithmic tests during the whole live of digital device. To improve the flexibility of memory BIST the programmable solution, based on finite state machine with microcode control, was invented. The requirement to use such flexibility is dictated by reason to use newest test for memory cores. In this paper a new Programmable Memory BIST architecture with small microcode memory is proposed. The analysis of existing March tests allows to code them into the optimal binary format, which cause not only small hardware overhead but also may speed-up the transferring of new test over the serial interfaces like IEEE 1149.1 and P1500.
Appears in Collections:Радиоэлектроника и информатика

Files in This Item:
File Description SizeFormat 
RI_2008_4-032-037.pdf660.6 kBAdobe PDFView/Open

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.