Please use this identifier to cite or link to this item: http://openarchive.nure.ua/handle/document/1810
Title: Z Domain Delay Subcircuits and Compact Verilog-A Macromodels for Mixed-mode Sampled Data Circuit Simulation
Authors: Brinso, M. E.
Nabijou, H.
Keywords: qucs (quite universal circuit simulator)
compact Verilog-A delay macromacromodels
functional delay subcircuits
mixed-mode sampled data circuit simulation
Issue Date: 2009
Publisher: ХНУРЭ
Citation: Brinson, M. E. Z Domain Delay Subcircuits and Compact Verilog-A Macromodels for Mixed-mode Sampled Data Circuit Simulation / M. E. Brinson, H. Nabijou // Радиоэлектроника и информатика : науч.-техн. журн. – Х. : Изд-во ХНУРЭ, 2009. – Вып. 2. – С. 14-20.
Abstract: Mixed-mode simulation is an important circuit design and system testing tool for established and emerging semiconductor sampled data technologies. This paper describes a number of functional, computationally efficient, Z domain delay models, outlining the role of current and charge equations in the construction of subcircuit and compact Verilog-A delay macromodels. To illustrate the properties of the proposed macromodels a number of Qucs (Quite universal circuit simulator) transient and frequency domain simulation examples are presented. Each of these stresses the use of test and data extraction techniques which are not easily undertaken with the SPICE 2g6 or 3f5 simulators.
URI: http://openarchive.nure.ua/handle/document/1810
Appears in Collections:Радиоэлектроника и информатика

Files in This Item:
File Description SizeFormat 
RI_2009_2-014-020.pdf967.37 kBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.