Please use this identifier to cite or link to this item:
Title: Reduction of Hardware Amount for Control Unit with Address Transformer
Authors: Barkalov, A. A.
Titarenko L. A.
Lavrik A. S.
Keywords: CPLD
address transformer
Issue Date: 2009
Publisher: ХНУРЭ
Citation: Barkalov, A. A. Reduction of Hardware Amount for Control Unit with Address Transformer / A. A. Barkalov, L. A. Titarenko, A. S. Lavrik // Радиоэлектроника и информатика : науч.-техн. журн. – Х. : Изд-во ХНУРЭ, 2009. – Вып. 2. – С. 29-33.
Abstract: The method of hardware reduction is proposed oriented on control units and CPLD chips. The method is based on a wide fan-in of PAL macrocells allowing using more than one source of microinstruction address. The method of logical condition replacement is used for optimization of microinstruction addressing block. An example of proposed method application is given.
Appears in Collections:Радиоэлектроника и информатика

Files in This Item:
File Description SizeFormat 
RI_2009_2-029-033.pdf461.64 kBAdobe PDFView/Open

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

Admin Tools