

KHARKOV NATIONAL UNIVERSITY OF RADIOELECTRONICS

Proceedings of IEEE East-West Design & Test Symposium (EWDTS'2011)

Copyright © 2011 by the Institute of Electrical and Electronics Engineers, Inc.



Technically Co-Sponsored by



Sevastopol, Ukraine, September 9 – 12, 2011

IEEE EAST-WEST DESIGN AND TEST SYMPOSIUM 2011 ORGANISING COMMITTEE

General Chairs

V. Hahanov – Ukraine
Y. Zorian – USA

General Vice-Chairs

R. Ubar – Estonia
E. Pashkov – Ukraine
P. Prinetto – Italy

Program Chairs

S. Shoukourian – Armenia
D. Speranskiy – Russia

Program Vice-Chairs

M. Renovell – France
Z. Navabi – Iran

Steering Committee

M. Bondarenko – Ukraine
V. Hahanov – Ukraine
R. Ubar – Estonia
Y. Zorian – USA

Publicity Chairs

G. Markosyan – Armenia
S. Mosin – Russia

Public Relation Chair

V. Djigan – Russia

Program Committee

E. J. Aas – Norway
J. Abraham – USA
M. Adamski – Poland

A. Barkalov – Poland

R. Bazylevych – Ukraine

A. Chaterjee – USA

V. Djigan – Russia

A. Drozd – Ukraine

E. Evdokimov – Ukraine

E. Gramatova – Slovakia

A. Ivanov – Canada

M. Karavay – Russia

V. Kharchenko – Ukraine

K. Kuchukjan – Armenia

W. Kuzmich – Poland

A. Matrosova – Russia

V. Melikyan – Armenia

L. Miklea – Romania

O. Novak – Czech Republic

Z. Peng – Sweden

A. Petrenko – Ukraine

D. Puzankov – Russia

J. Raik – Estonia

A. Romankevich – Ukraine

A. Ryjov – Russia

R. Seinauskas – Lithuania

S. Sharshunov – Russia

A. Singh – USA

J. Skobtsov – Ukraine

V. Tverdokhlebov – Russia

V. Vardanian – Armenia

V. Yarmolik – Byelorussia

Organizing Committee

Yu. Gimpilevich – Ukraine

S. Chumachenko – Ukraine

E. Litvinova – Ukraine

EWDTS 2011 CONTACT INFORMATION

Prof. Vladimir Hahanov
Design Automation Department
Kharkov National University of Radio Electronics,
14 Lenin ave,
Kharkov, 61166, Ukraine.

Tel.: +380 (57)-702-13-26
E-mail: hahanov@kture.kharkov.ua
Web: www.ewdtest.com/conf/

9th IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS 2011)

Sevastopol, Ukraine, September 9-12, 2011

The main target of the IEEE East-West Design & Test Symposium (EWDTS) is to exchange experiences in the field of design, design automation and test of electronic circuits and systems, between the technologists and scientists from Eastern and Western Europe, as well as North America and other parts of the world. The symposium aims at attracting attendees especially from the Newly Independent States (NIS) and countries around the Black Sea and Central Asia.

We cordially invite you to participate and submit your contribution(s) to EWDTS'11 which covers (but is not limited to) the following topics:


- Analog, Mixed-Signal and RF Test
- Analysis and Optimization
- ATPG and High-Level TPG
- Built-In Self Test
- Debug and Diagnosis
- Defect/Fault Tolerance and Reliability
- Design for Testability
- Design Verification and Validation
- EDA Tools for Design and Test
- Embedded Software Performance
- Failure Analysis, Defect and Fault
- FPGA Test
- HDL in test and test languages
- High-level Synthesis
- High-Performance Networks and Systems on a Chip
- Low-power Design
- Memory and Processor Test
- Modeling & Fault Simulation
- Network-on-Chip Design & Test
- Modeling and Synthesis of Embedded Systems
- Object-Oriented System Specification and Design
- On-Line Test
- Power Issues in Testing
- Real Time Embedded Systems
- Reliability of Digital Systems
- Scan-Based Techniques
- Self-Repair and Reconfigurable Architectures
- Signal and Information Processing in Radio and Communication Engineering
- System Level Modeling, Simulation & Test Generation
- Using UML for Embedded System Specification

CAD Session:

- CAD and EDA Tools, Methods and Algorithms
- Design and Process Engineering
- Logic, Schematic and System Synthesis
- Place and Route
- Thermal, Timing and Electrostatic Analysis of SoCs and Systems on Board
- Wireless Systems Synthesis
- Digital Satellite Television

The EWDTS'2011 will take place in Sevastopol, Ukraine. Sevastopol is a port city, located on the Black Sea coast of the Crimea peninsula. The city, formerly the home of the Soviet Black Sea Fleet, is now home to a Ukrainian naval base and facilities leased by the Russian Navy and used as the headquarters of both the Ukrainian Naval Forces and Russia's Black Sea Fleet.

The symposium is organized by Kharkov National University of Radio Electronics in cooperation with Sevastopol National Technical University and Tallinn University of Technology. It is technically co-sponsored by the IEEE Computer Society Test Technology Technical Council (TTTC) and financially supported by Virage Logic, Synopsys, Aldec, Kaspersky Lab, DataArt Lab, Tallinn Technical University, Cadence.



CONTENTS

Automated Test Bench Generation for High-Level Synthesis flow ABELITE Taavi Viilukas, Maksim Jenihhin, Jaan Raik, Raimund Ubar, Samary Baranov	13
About Dependability in Cyber-Physical Systems Liviu Miclea, Teodora Sanislav	17
Self-healing Capabilities through Wireless Reconfiguration of FPGAs George Dan Mois, Mihai Hulea, Silviu Folea and Liviu Miclea	22
Software Testing of a Simple Network Jack H. Arabian	28
A New Core to Monitor RTOS Activity in Embedded Systems Dhiego Silva, Letícia Bolzani, Fabian Vargas.....	32
A unifying formalism to support automated synthesis of SBSTs for embedded caches Stefano Di Carlo, Giulio Gambardella, Marco Indaco, Daniele Rolfo, Paolo Prinetto	39
Simulation-Based Hardware Verification with Time-Abstract Models Alexander Kamkin	43
Programmable Current Biasing for Low Noise Voltage Controlled Oscillators Vazgen Melikyan, Armen Durgaryan.....	47
Adaptive Signal Processing in Multi-Beam Arrays Victor I. Djigan	51
Optimization of Microprogram Control Unit with Code Sharing A. Barkalov, L.Titarenko, L.Smolinski.....	55
Synthesis of control unit with refined state encoding for CPLD devices A.Barkalov, L.Titarenko, S.Chmielewski.....	60
Cybercomputer for Information Space Analysis Vladimir Hahanov, Wajeb Gharibi, Dong Won Park, Eugenia Litvinova	66
Verification and Diagnosis of SoC HDL-code Vladimir Hahanov, Dong Won Park, Olesya Guz, Sergey Galagan, Aleksey Priymak.....	72
Diagnosis Infrastructure of Software-Hardware Systems Tiecoura Yves, Vladimir Hahanov, Omar Alnahhal, Mikhail Maksimov, Dmitry Shcherbin, Dmitry Yudin.....	84
Overview of the Prototyping Technologies for Actel® RTAX-S FPGAs Olga Melnikova	90
Hardware Reduction for Matrix Circuit of Control Moore Automaton A. Barkalov, L.Titarenko, O. Hebda	94
RoCoCo: Row and Column Compression for High-Performance Multiplication on FPGAs Fatih Ugurdag, Okan Keskin, Cihan Tunc, Fatih Temizkan, Gurbey Fici, Soner Dedeoglu	98

Test Architecture Design for TSV based 3D Stacked ICs using Hard SOCs Surajit K. Roy, Chandan Giri, Arnab Chakraborty, Subhro Mukherjee, Debesh K. Das and Hafizur Rahaman	102
Efficient selective compaction and un-compaction of inconsequential logical design units in the schematic representation of a design Tarun Kumar Goyal, Amarpal Singh, Rahul Aggarwal.....	106
Quasioptimal Algorithm of Carrier Recovery in Coherent Receiver of M-ary Alphabets APK-Signals without Traditional PLL Victor V. Panteleev	112
Quasioptimal Algorithm of Timing Recovery in Autocorrelation Receiver of Phase Shift Keying Signal Vitaliy A. Balashov, Victor V. Panteleev, Leonid M. Lyakhovetsky	117
Design of Microprogrammed Controllers with Address Converter implemented on Programmable Systems with Embedded Memories Remigiusz Wiśniewski, Monika Wiśniewska, Marek Węgrzyn, Norian Marranghello	123
Reduction of the Memory Size in the Microprogrammed Controllers Monika Wiśniewska, Remigiusz Wiśniewski, Marek Węgrzyn, Norian Marranghello	127
Maintaining Uniformity in the Processes of Encryption and Decryption with a Variable Number of Encryption Rounds L. Smolinski	131
C++TESK-SystemVerilog United Approach to Simulation-Based Verification of Hardware Designs Mikhail Chupilko.....	136
Advanced Scan Chain Configuration Method for Broadcast Decompressor Architecture Jiří Jeníček and Ondřej Novák, Martin Chloupek	140
A Programmable BIST with Macro and Micro codes for Embedded SRAMs P. Manikandan, Bjørn B Larsen, Einar J Aas, Mohammad Areef	144
Modified Protocol for Data Transmission in Ad-Hoc Networks with High Speed Objects Using Directional Antennas Victor Barinov, Alexey Smirnov, Danila Migalin	150
High Performance Audio Processing SoC Platform Denis Muratov, Vladimir Boykov, Yuri Iskov, Igor Smirnov, Sergey Berdyshev, Valeriy Vertegel, Yuri Gimpilevich, Gilad Keren	154
Methodology of the Pre-silicon Verification of the Processor Core Sergii Berdyshev, Vladimir Boykov, Yuri Gimpilevich, Yuri Iskov, Gilad Keren, Denis Muratov, Igor Smirnov, Valeriy Vertegel	158
Spam Diagnosis Infrastructure for Individual Cyberspace Vladimir Hahanov, Aleksandr Mischenko, Svetlana Chumachenko, Anna Hahanova, Alexey Priymak.....	161
A Security Model of Individual Cyberspace Alexander Adamov, Vladimir Hahanov	169

Organization of Pipeline Operations in Mapping Unit of the Dataflow Parallel Computing System Levchenko N.N., Okunev A.S., Yakhontov D.E.	173
A Subsystem for Automated Synthesis of LFSR-Based Test Generator for Deterministic and Pseudorandom Testing Sergey G. Mosin, Natalia V. Chebykina, Maria S. Serina	177
Debugging and testing features of the dataflow parallel computing system components and devices Levchenko N.N., Okunev A.S., Yakhontov D.E., Zmejev D.N.	180
Adaptive Wavelet Codec for Noisy Image Compression Yuri S. Bekhtin	184
TCAD-SPICE simulation of MOSFET switch delay time for different CMOS technologies K. O. Petrosyants, E. V. Orekhov, D. A. Popov, I. A. Kharitonov, L. M. Sambursky, A. P. Yatmanov, A. V. Voevodin, A. N. Mansurov	188
Design Fault Injection-Based Technique and Tool for FPGA Projects Verification L. Reva , V. Kulanov, V. Kharchenko	191
Optimal Schematic Design of Low-Q IP Blocks Sergey G. Krutchinsky, Mikhail S. Tsybin	196
Parallelizing of Boolean function system for device simulation Alexander Chemeris, Svetlana Reznikova	200
Optimization Some Characteristics of Continuous Phase Spread Spectrum Signal Michael Balanov, Olga Mamedova	203
Development Methodology of Interoperable Add-on Tool for Static Verification of Current Density E. Babayan	207
Design Consideration of CMOS Low Cut-Off Low Pass Filter for ECG Applications Andranik Hovhannisyan	210
Method of Capacitor Calibration for Switched Capacitor Circuits Norayr K. Aslanyan	214
Built-in Measurement Technique for On-Chip Capacitors Andranik S Hovhannisyan, Norayr K Aslanyan, Vahram K Aharonyan, Hayk H Dingchyan	217
A Generation of Canonical Forms for Design of IIR Digital Filters Vladislav A. Lesnikov, Alexander V. Chastikov, Tatiana V. Naumovich, Sergey V. Armishev	221
Variant of Wireless MIMO Channel Security Estimation Model Based on Cluster Approach O. Kuznietsov, O. Tsopa	225
Compact DSM MOSFET Model and its Parameters Extraction Anatoly Belous, Vladislav Nelayev, Sergey Shvedov, Viktor Stempitsky, Tran Tuan Trung, Arkady Turtsevich	230
IGBT Technology Design and Device Optimization Artem Artamonov, Vladislav Nelayev, Ibrahim Shelibak, Arkady Turtsevich	233

Device-Process Simulation of Discrete Silicon Stabilatron with the Stabilizing Voltage of 6,5 V Dudar N.L., Borzdov V.M.	237
Geometrical Approach to Technical Diagnosing of Automats Tverdokhlebov V.A.	240
Loop Fusion and Power Consumption of PCs Dmytro Lazorenko	244
On Experimental Research of Efficiency of Tests Construction for Combinational Circuits by the Focused Search Method Vasily Kulikov, Vladimir Mokhor	247
Test Set Compaction Procedure for Combinational Circuits Based On Decomposition Tree Valentina Andreeva	251
Implementation by the Special Formula of an Arbitrary Subset of Code Words of (m, n) -code for Designing a Self-Testing Checker N. Butorina, S. Ostanin	255
Optimal Fluctuations for Satisfactory Performance under Parameter Uncertainty HJ Kadim	259
The Evidential Independent Verification of Software of Information and Control Systems, Critical to Safety: Functional Model of Scenario Konorev Borys, Sergiyenko Volodymyr, Chertkov Georgiy	263
Si BJT and SiGe HBT Performance Modeling after Neutron Radiation Exposure Konstantin Petrosyants, Eric Vologdin, Dmitry Smirnov, Rostislav Torgovnikov, Maxim Kozhukhov	267
Compact Power BJT and MOSFET Models Parameter Extraction with Account for Thermal Effects I. A. Kharitonov	271
Thermal Analysis of the Ball Grid Array Packages K.O. Petrosyants, N.I. Rjabov	275
On Synthesis of Degradation Aware Circuits at Higher Level of Abstraction Mohammad Abdul Razzaq, Alok Baluni, Virendra Singh, Ram Rakesh Jangir and Masahiro Fujitaz	279
Selection of the State Variables for Partial Enhanced Scan Techniques A. Matrosova, A. Melnikov, R. Mukhamedov, V. Singh	285
Efficient Regular Expression Pattern Matching using Cascaded Automata Architecture for Network Intrusion Detection Systems Pawan Kumar and Virendra Singh	290
Dispersion Analysis in Processes of Passive Monitoring and Diagnosing of Enterprise Area Networks Anna V. Babich, Murad Ali A.	295
A Diagnostic Model for Detecting Functional Violation in HDL-Code of System-on-Chip Ngene Christopher Umerah, Vladimir Hahanov	299

Competence as a Support Factor of the Computer System Operation Krivoulya G., Shkil A., Kucherenko D.	303
A Model of Spatial Thinking for Computational Intelligence Kirill A. Sorudeykin	311
New Methods and Tools for Design of Tests Memory Mudar Almadi, Daa Moamar, Vladimir Ryabtsev	319
Scalability of “Ideal” System Networks Based on Quasy-Complete Graph Architecture Mikhail F. Karavay and Victor S. Podlazov	326
The Test Method for Identification of Radiofrequency Wireless Communication Channels Using Volterra Model Vitaliy D. Pavlenko, Viktor O. Speranskyy, Vladimir I. Lomovoy	331
A Calculation of Parasitic Signal Components Digital Filtration for the Retransmission Meter on the basis of FPGA Velichko D.A., Vdovychenko I.I.	335
The Testware CAD Victor Zviagin	337
The Synthesis of Periodic Sequences with Given Correlation Properties V. M. Koshevyy, D. O. Dolzhenko	341
Lyapunov Function Analysis for Different Strategies of Circuit Optimization A. Zemliak, A. Michua, T. Markina	345
State Identification of Bilinear Digital System Dmitriy Speranskiy	349
Model order reduction of Micro-Electro-Mechanical Systems Petrenko Anatoly	355
Modeling a Logical Network of Relations of Semantic Items in Superphrasal Unities Nina Khairova, Natalia Sharonova	360
Resistance Dependent Delay Behavior of Resistive Open Faultsin Multi Voltage Designs Environment Mohamed Tag Elsir Mohammadat, Noohul Basheer Zain Ali, Fawnizu Azmadi Hussin	366
Designing ISA Card with Easy Interface Taghi Mohamadi	372
Real Time Operating System for AVR Microcontrollers Taghi Mohamadi	376
Recognition of Automaton by their Geometrical Images Epifanov A.S.	381
Problems of Cause-Effect Link’s Definition in Man-Machine Systems’ Accidents Rezhnikov A.F.	385

OFDM-based Audio Watermarking for Covered Data Transmission in VHF Radiotelephony Oleksandr V. Shishkin, Oleksandr O. Lyashko	389
Validation&Verification of an EDA Automated Synthesis Tool Giulio Gambardella, Marco Indaco, Paolo Prinetto, Daniele Rolfo	393
Infrastructure for Testing and Diagnosing Multimedia Device Vladimir Hahanov, Karyna Mostova, Oleksandr Paschenko	394
Architecture for an Intelligent Test Error Detection Agent Matthias Kirmse, Uwe Petersohn, Elief Paffrath	400
Cadence EDA Flow for IC's and Electronics Anatoli Ivanov	405
Designing an Embedded System for Interfacing with Networks Based on ARM Taghi Mohamadi	407
Checkability of the Digital Components in Safety-Critical Systems: Problems and Solutions A. Drozd, V. Kharchenko, S. Antoshchuk, J. Sulima, M. Drozd	411
AUTHORS INDEX	416

Cybercomputer for Information Space Analysis

Vladimir Hahanov¹, Wajeb Gharibi², Dong Won Park³, Eugenia Litvinova¹

¹ *Computer Engineering Faculty, Kharkov National University of Radioelectronics, Kharkov, Ukraine, hahanov@kture.kharkov.ua*

² *Kingdom of Saudi Arabia, Jazan University, gharibiw2002@yahoo.com*

³ *Pai Chai University, the Republic of Korea
dwpark@pcu.ac.kr*

Abstract

This article describes an infrastructure and technologies for analyzing information space, based on virtual cybercomputer. A model and metrics for cyberspace, where subjects are the interacting processes or phenomena with the physical carrier in the form of computer systems and networks, are proposed. The structural model of high-speed multimatrix processor designed for fast and accurate search of information objects in cyberspace is described.

1. Cyberspace analysis for searching, recognition and decision-making

A new personal or individual model of cyberspace in the form of virtual personal cybercomputer (VPC) emerges. Its parents may be on the one hand the real nanotechnology and digital systems-on-chips, and on the other one the virtual services for storage, processing and reception-transmission of information. The cause of appearing this model in the market is determined by follows: 1) the need to create “individual or personal virtual computer or space”, which can not be lost or stolen; 2) unwillingness of users and the high cost of information and service duplication, if it has a few gadgets (tablet, smartphone, laptop); 3) high storage reliability and security of personal data and service throughout the life of the user. These conditions can only provide an individual cell in a “Swiss bank”, which should and will be implemented in the next three years for each person on the planet in the form of Personal Cyberspace Cell (PCC). Two points of view in their development converge on a single concept, PCC = VPC, first comes from the side of cyberspace (computer science), the second – from the personal computer (computer engineering). Almost the complete absence of disadvantages PCC has the following

advantages: 1) Functional invariance with respect to any hardware interface, connecting the user with the cyberspace. 2) Friendliness and intellectual adaptability to user on the format 24 hours / 7 days throughout his(her) live. 3) Authentication of user and PCC with respect to cloud and other services in cyberspace, which is now focused to dedicated hardware. 4) Reliability and availability, persistence and security of PCC, tolerance and physical invulnerability, due to its virtuality. 5) Effective relational structuring of data and services with intelligence to search, recognition and decision making. 6) High market appeal of ciberbanks and PCC formats (templates, standards), which are focused to needs of each person on the planet, in terms of money amounts to hundred billion dollars. 7) The ability to create virtual prototype of personal cybercomputer by limited number of promoted companies, which have access to the World Market, and two or three universities. 8) The estimated cost of such work to create the initial infrastructure for cyberspace banks is 0.5 – 1.5 billion dollars.

Purpose of this article is creation of the individual and virtual computer in cyberspace for intelligence transactions of data and services, focused on each person. The problems are: 1) Defining the functional infrastructure for virtual PCC. 2) Creating a structured database for storing information and services. 3) Developing a PCC template as a set of related services and tools focused to the needs of the user. 4) Developing a system for protection of personal cyberspace, data and services, including authentication, keys, digital signature, cryptography. 5) Creating intelligent tools for searching, pattern recognition and decision making as a set of filters, focused to a specific user. 6) Developing PCC prototype and its testing for different kinds of users. 7) Offering prototype to the companies, which have access to the market of electronic technologies, as well as public relations through Internet, TV, conferences and seminars.

References: Cyberspace and its analysis for searching information [1-5]; Hardware engines for high-speed information retrieval [6-10]; Synthesis of computer structures and functionalities [11-13].

The essence of the research is creation of the infrastructure for optimal organization of the individual cyberspace as a virtual computer with the following services: 1) e-mail and telephony; 2) Internet-browsers for searching, recognition and decision making; 3) audio and video players; 4) text and sound editors; 5) electronic banking and shopping; 6) individual business browser for the organization of working days; 7) browser for the management of holidays, culture and sport; 8) traveling browser; 9) structured relational database to store the history and all types of data; 10) external interface Public Relations; 11) medical care and services; 12) comprehensive security system for information and services.

Cybercomputer (personal and virtual) is virtual mapping functions of personal computer in cyberspace to perform intelligent transactions between data and services, individually focused on each person.

Cyberspace is a collection of interacting in metrics information processes and phenomena using computer systems and networks as a carrier. Metrics is a way to measure distances in space between the components of the processes and phenomena. Distance in cyberspace is xor-interaction of processes or phenomena components, represented by vectors, which have a scalar projection in the form of Hamming distance. Distance invariants are derivative, the degree of change, differences or similarity of the process or phenomenon components.

2. Evolution of cyberspace and Internet

To create a circuit that implements useful functionality, it should generate the primitives $P = \{P_1, P_2, \dots, P_i, \dots, P_n\}$ of the lowest level. To do this, it is necessary to create the filters $F = \{F_1, F_2, \dots, F_j, \dots, F_m\}$, which generate tables of primitive relations, taken from the information space of the world (Fig. 2).

The following blocks are represented here: Hu – user; $P = \{Da, Ho, Bu, Tr, So, Sh, Em, Sk, In, Ps, Mo, Pi, He, Ed, Co, Ba\}$ – Data, Home, Business, Traveling, Social, Shopping, E-mail, Skype, Infrastructure, Program services, Movie, Pictures, Health, Education, Conferences, Banking; $G = \{Sm, An, Iph, Ipa\}$ – Smartphone, Android,

Iphone, Ipad. Having a standardized data structure for the individual portals and browsers, delivering new services with better performance, we should expect a gradual improvement of the quality for all cyberspace components. The final goal of such mutual and positive impact of the cyberspace infrastructure elements is developing common standards for interfaces and transformation of cyberspace into self-developing intelligent information and computing ecosystem.




Fig. 1. Evolution of cyberspace and Internet

A typical two-level filter of messages for a particular user is shown in Fig. 2. It is focused on processing three kinds of letters: positive, negative and ambiguous (gray), which have to fall into the black or white (WS) pool. The idea of spam filter (SF) is detection of negative network mail by function And for every user and positive messages by function Or. All other ones fall into the gray area (X), which is constantly modified.




Fig. 2. Filter of network messages

Each message must be assigned to one of three pools (matrices): $L = \{L^0, L^1, L^X\}$ – positive, negative, ambiguous (unknown state). The corresponding libraries $B = \{B^0, B^1, B^X\}$ have the signatures in the form of a binary vector that specifies the membership relation for each message to the test parameters of spam recognition. During training Antispam system the spam func-

tion table (SFT) is generated that is open to the completion:

$$B = |B_{ij}| = B \times T, B = (B_1, B_2, \dots, B_j, \dots, B_n), \\ T = (T_1, T_2, \dots, T_i, \dots, T_m).$$

To determine the membership for a new message m in one of the message library types L the following criterion is used:

$$L = L \vee B_j \leftarrow \sum_{i=1}^n (B_{ij} \oplus m_i) = (0 \vee \min).$$

It defines the code distance by successive comparisons a new message and each component of three libraries. A simple multimatrix processor allows performing these logic operations in parallel. In operation of Anti-spam system each gray message is checked for the membership of two deterministic pools, which are constantly modified by updating the criteria by taking into account the user experience.

The presence of filters allows automating time-consuming processes for creating basic primitive libraries. With the specification of Fig. 3, presented after processing the verbal description in the form of a vector of input and output variables, it is easily to describe a strategy for building new functionality as the coverage problem by the library elements of the generalized vector $\langle X, Y \rangle$.




Fig. 3. Synthesis of specification coverage by primitives

The general solution of the problem is similar to the synthesis of an automaton model that defines the interaction of components in time and space. However, variety of not previously defined primitives excludes the possibility that means the necessity transition from strict determinism of digital automaton to the field of evolutionary and deterministic solutions. At that the intelligence f is formulated as two functions (g – crea-

tion and h –repetition), where C, R – the processes for creating and repeating; N, L – the primitives (new and existent ones):

$$I = f(C, R) = C \oplus R; \\ 1) C = g(R, N) = R \oplus N; \\ 2) R = h(C, L) = C \oplus L.$$

1) Generation of the original functionality in the form of a specification vector for new useful for human or computer services. 2) Synthesis of a functional structure by covering the essential variables of the specification vector by minimal set of primitives from available libraries of the world to form the output vector of useful properties. Repeating the above two items to create a new primitive functionality necessary to solve the coverage problem. Two development spirals of the cyberspace subject are obvious. One goes up, towards the creation of new structural specifications. The second one goes down towards the creation of new primitives that indicates the appearance of original technologies.

3. The cyberspace metrics

Suppose there are a finite number $n \neq 0$ of points in the space, closed a cycle, where each one is specified by a binary vector of the length k :

$$A = (A_1, A_2, \dots, A_i, \dots, A_n) = \{(a_{11}, a_{12}, \dots, a_{1j}, \dots, a_{1k}), \\ (a_{21}, a_{22}, \dots, a_{2j}, \dots, a_{2k}), \dots, (a_{i1}, a_{i2}, \dots, a_{ij}, \dots, a_{ik}), \dots, \\ \dots, (a_{n1}, a_{n2}, \dots, a_{nj}, \dots, a_{nk})\}, a_{ij} = \{0, 1\}.$$

The distance between two points is determined as:

$$d_i = d_i(A_i, A_{i+1}) = a_{i,j} \oplus a_{i+1,j}.$$

The metrics β of cybernetic or vector logic binary space is determined by zero xor-sum of the distances d_i between the non-zero and finite number of points in the cycle:

$$\beta = \bigoplus_{i=1}^n d_i = 0. \quad (1)$$

In other words: the metrics β of cyberspace is zero xor-sum of the distances between finite number of points, closed in a cycle. The sum of k -dimensional binary vectors, specifying the coordinates of the cycle points, is equal to zero.

The metric β of the vector logical multivalued space, where each coordinate is defined in the alphabet that constitutes the boolean $a_{ij} = \{\alpha_1, \alpha_2, \dots, \alpha_r, \dots, \alpha_m\}$, is

symmetric difference of distances between finite number of points closed in a cycle, and equal to the empty set:

$$\beta = \bigtriangleup_{i=1}^n d_i = \emptyset,$$

Δ	0	1	x	$\emptyset$
0	$\emptyset$	x	1	0
1	x	$\emptyset$	0	1
x	1	0	$\emptyset$	x
$\emptyset$	0	1	x	$\emptyset$

$\cap$	0	1	x	$\emptyset$
0	0	$\emptyset$	0	$\emptyset$
1	$\emptyset$	1	1	$\emptyset$
x	0	1	x	$\emptyset$
$\emptyset$	$\emptyset$	$\emptyset$	$\emptyset$	$\emptyset$

$\cup$	0	1	x	$\emptyset$
0	0	x	x	0
1	x	1	x	1
x	x	x	x	x
$\emptyset$	0	1	x	$\emptyset$

The truth tables for other basic set-theory coordinate operations, used below, are presented here. Information structure of cyberspace has to be hierarchical and closed, both globally and locally, at any hierarchy level.

The unit cell of the space structure should be triangular. This ensures the reduction of cyberspace information volume, in the limit – on the third. It means the increase in productivity of all transceivers and stores of world content on 33%. Plane interpretation of cyberspace is shown in Fig. 4.




Fig 4. Triangle cyberspace

In general, the functional dependence of the ratio «recoverable sides of closed in the triangle space – the total number n of layers in triangular structure» is defined by the expression:

$$\eta = \frac{\sum_{i=1}^n (i+1)}{\sum_{i=1}^n (3 \times i)} = \frac{1}{3} \left(\frac{2}{n+1} + 1 \right) = \frac{1}{3} \cdot \frac{2+n+1}{n+1} = \frac{n+3}{3(n+1)}.$$

The triangular space metric is the most economical one, because it creates the shortest distances and ways between objects due to the transitive closure.

4. Engine for cyberspace analysis

For high-speed navigation in cyberspace (searching objects and evaluating their interaction) it is needed a simple and fast multimatrix processor (MMP), where each operation (and, or, xor, slc) processes in parallel and very fast only one binary operation on the matrices (two-dimensional data arrays). The number of instruction-oriented primitive matrices creates a system – heterogeneous multimatrix processor of binary operations with the buffer M, Fig. 5.




Fig 5. Multimatrix processor of binary operations

Multimatrix processor module involves 4 memory blocks with built-in instructions (A – and, B – xor, C – slc – shift left crowding, D – or) and buffer memory M. The module is focused on the parallel execution in this case one of four instructions (ISA – Instruction Set Architecture) by using matrices of binary data of the same dimension $M = M \{ \text{and, or, xor, slc} \} \{ A, B, C, D \}$ and saves the result in the buffer M.

MMP feature that is not the matrix cell has the command system of the four instructions, and each instruction has its own cell matrix as the data for parallel processing, which significantly simplifies the control structure and the whole device. The MMP complexity is moved on the data structure, where the matrix memory has a single hardware-implemented built-in instruction that allows realizing a primitive control system for parallel computing processes (SIMD – Single Instruction Multiple Data), which is sequential in nature, and therefore there is no need to create a super complex compilers, focused on parallelization of computational processes. Here, each matrix processor executes a single operation, built-in storage elements of the matrix. But there are situations, when the matrix level (M-level) of data definition is redundant to perform operations on Boolean (B-level) or registration

(R-level) variables. For such case, it is necessary to have the hierarchy of data levels. The typical MMP blocks are: memory for data (DM) and programs (PM), control unit (CU), interface (I-face) and Infrastructure IP (I-IP), as well as multimatrix processor module, which includes 4 memory blocks with built-in operations (A – and, B – xor, C – or, D – slc – shift left crowding) and buffer memory M.

The applications of vector-logic or matrix technology for analyzing the processes or phenomena: 1) text recognition in the entry registration cards; 2) personal identification by photographs, close to the standard images for visa documents; 3) search of analogs in the Internet by the given patterns; 4) sorting images in the database according to the classes and attributes; 5) fingerprinting and creation of classified intelligence library; 6) recognition and classification of software viruses; 7) handwriting recognition and personal identification by the essential characteristics of letter writing; 8) identification of targets and moving objects (aircraft, ships, cars); 9) synthesis or correction of images by the typical existent characteristics; 10) control robotic systems; 11) pattern recognition for smell, taste, sound, heat and radio frequency; 12) recognition of linguistic structures and primitives, and their estimation when comparing with benchmarks; 13) dynamic visualization of consistent and smooth transformation of one image in any other.

4. Multilevel model and method (engine) for searching design solution

Multilevel model is presented by multitree B, where each node is a three-dimensional table of possible functional solutions, and the arcs outgoing from it are down-ward transitions for the case, where partial coverage of functionality is fixed:

$$B = [B_{ij}^{rs}], \text{ card}B = \sum_{r=1}^n \sum_{s=1}^{m_r} \sum_{j=1}^{k_{rs}} B_{ij}^{rs},$$

n – a number of levels for solution multitree; m_r – a number of functional solutions that meet the specifications at the level r ; k_{rs} – number of components in the table B^{rs} ; $B_{ij}^{rs} = \{0,1\}$ – component of the decision tables, determined by coverage signals of the functionality by alternative solution T_{i-A_i} relative to the observed monitor A_i . Each node-table has number of top-down outgoing arcs equal to the number of func-

tional blocks, which form the specification of the considered level. Multitree structure corresponding to the multilevel synthesis model is shown in Fig. 6.




Fig 6. Fragment of multitree for digital system synthesis

Process model or method for searching solution by multitree is creating the engine for traversal of tree branch on the depth, specified by the user:

$$B_j^{rs} \oplus A^{rs} = \begin{cases} 1 \rightarrow \{B_j^{r+1,s}, R\}; \\ 0 \rightarrow \{B_{j+1}^{rs}, G\}. \end{cases}$$

Here vector xor-operation is executed between the columns of the matrix and the vector of the current specification, taken from the main parameters of functionality. If at least one coordinate of vector xor-sum is equal to one $B_j^{rs} \oplus A^{rs} = 1$ (uncovered parameter) then one of the following action is performed: the transition to the activation matrix of lower level $B_j^{r+1,s}$ or selection of other functionality B_j^{rs} . At that analysis is carried out, what is the most important: 1) time – then searching for other suitable functionality is performed 2) money – then a transition down is carried out to clarify the differences in specifications, when the synthesis of a smaller unit greatly reduces the cost of designing. If all the coordinates of the resulting xor-sum vector is equal to zero $B_j^{rs} \oplus A^{rs} = 0$, it means complete coincidence of the specification and library solution, then transition to the next matrix column is performed for the analysis of its suitability relatively the vector specification.

Thus, the presented analytical form of the engine makes it possible to realize effectively synthesis of arbitrary complex technical system, using existing libraries of similar or related solutions. The advantages

of this engine lie in the simplicity of model preparation and presentation for synthesizing functionality by the solution tables for a given specification. As an example of searching for the optimal solution, the solution table B and specification V are shown below:

B _{ij}	B ₁	B ₂	B ₃	B ₄	B ₅	B ₆	B ₇	B ₈	B ₉	B ₁₀	B ₁₁	B ₁₂	B ₁₃	B ₁₄	V
P ₁	1	.	1	.	.	.	.	.	1	.	.	.	1	.	0
P ₂	1	.	.	1	.	.	.	.	.	1	.	.	.	1	1
P ₃	1	.	.	.	1	.	.	.	.	.	1	.	1	.	0
P ₄	.	1	.	.	.	1	.	.	.	1	.	.	.	1	1
P ₅	.	1	.	.	.	.	1	.	.	.	1	.	1	.	0
P ₆	.	1	.	.	.	.	.	1	.	.	.	1	.	1	1

This solution is the column B₁₄ that turns to zero vector the result of xor-operation: $B_{14} \oplus V = 0$. Other solutions have non-zero code distance (less attractive variants) between the specification and the existing library modules.

5. Conclusion

1. A model of evolving cyberspace, where subjects are the interacting processes or phenomena with the physical carrier in the form of computer systems and networks, is proposed. Standardization of space and all the interacting entities, including the negative ones, can be realized on the basis of beta metrics that adequately estimates the measure of relationship interaction in cyberspace.
2. A universal non-arithmetic model for structural evaluating the relationship of two objects in cyberspace is developed. It can detect any type of set-theory or vector interaction of objects, when solving practical problems of pattern recognition and diagnosis of technical products.
3. The architecture of multimatrix processor, focused to improve the performance of decision-making in the library space, is proposed. It is characterized by using parallel logic vector operations and, or, xor, slc, which makes it possible to improve significantly (x10) the performance of functionality synthesis.
4. The model for synthesizing functionality of a digital system in the form of multitree and method of traversal the tree nodes, implemented in the engine to search a solution of given depth, which greatly increases the

performance of software and hardware design, are presented.

6. References

- [1] Babulak E. Future Global Office // 12th International Conference "Computer Modelling and Simulation".– 2010.– P. 352–356.
- [2] Caplan K., Sanders J.L. Building an international security standard // IT Professional.– Vol. 1, Issue 2.– 1999.– P. 29–34.
- [3] Qishi Wu, Ferebee D., Yunyue Lin, Dasgupta D. Visualization of security events using an efficient correlation technique // Computational Intelligence in Cyber Security, CICS '09.– 2009.– P. 61–68.
- [4] Infrastructure for brain-like computing / M.F. Bondaryenko, O.A. Guz, V.I. Hahanov, Yu.P. Shabanov-Kushnaryenko.– Kharkov: Novoye Slovo.– 2010.– 160 p.
- [5] Hahanov V.I., Chumachenko S.V. Models for spaces in scientific research // Radioelectronics and informatics.– 2002.– №1.– P. 124–132.
- [6] Design and test of digital systems on chips. / V.I. Hahanov, E.I. Litvinova, O.A. Guz.– Kharkov: Novoye Slovo. – 2009. – 484 p.
- [7] Design and verification of digital systems on chips. Verilog & System Verilog / V.I. Hahanov, I.V. Hahanova, E.I. Litvinova, O.A. Guz.– Kharkov: Novoye Slovo. – 2010. – 528 p.
- [8] Semenets V.V., Hahanova I.V., Hahanov V.I. Design of digital systems by using VHDL language.– Kharkov: KHNURE.– 2003.– 492 p.
- [9] Hahanov V.I., Hahanova I.V. VHDL+Verilog = synthesis for minutes. – Kharkov: KHNURE.– 2006.– 264 p.
- [10] Chenlong Hu, Ping Yang, Ying Xiao, Shaoxiong Zhou. Hardware design and realization of matrix converter based on DSP & CPLD // 3rd International Conference Power Electronics Systems and Applications.– 2009.– P. 1–5.
- [11] Dave N., Fleming K., Myron King, Pellauer M., Vijayaraghavan M. Hardware Acceleration of Matrix Multiplication on a Xilinx FPGA // 5th IEEE/ACM Int. Conference Formal Methods and Models for Codesign.– 2007.– P.97–100.
- [12] Loucks W.M., Snelgrove M., Zaky S.G. A Vector Processor Based on One-BitMicroprocessors // IEEE Micro.–Vol. 2, Issue 1.– 1982.– P. 53–62.
- [13] Hilewitz Y., Lauradoux C., Lee R.B. Bit matrix multiplication in commodity processors // Int. Conference Application-Specific Systems, Architectures and Processors.– 2008.– P. 7–12.

Camera-ready was prepared in Kharkov National University of Radio Electronics
Lenin Ave, 14, KNURE, Kharkov, 61166, Ukraine

Approved for publication: 26.08.2011. Format 60×84¹/₈.

Relative printer's sheets: 42. Circulation: 150 copies.

Published by SPD FL Stepanov V.V.

Ukraine, 61168, Kharkov, Ak. Pavlova st., 311

Матеріали симпозиуму «Схід-Захід Проектування та Діагностування – 2011»
Макет підготовлено у Харківському національному університеті радіоелектроніки

Редактори: Володимир Хаханов, Світлана Чумаченко, Євгенія Литвинова

Пр. Леніна, 14, ХНУРЕ, Харків, 61166, Україна

Підписано до публікації: 26.08.2011. Формат 60×84¹/₈.

Умов. друк. Арк. 42. Тираж: 150 прим.

Видано: СПД ФЛ Степанов В.В.

Вул. Ак. Павлова, 311, Харків, 61168, Україна