


KHARKOV NATIONAL UNIVERSITY OF RADIOELECTRONICS

Proceedings of IEEE East-West Design & Test Symposium (EWDTS'09)

Copyright © 2009 by The Institute of Electrical and Electronics Engineers, Inc.

SPONSORED BY

IEEE Computer Society Test Technology Technical Council



Moscow, Russia, September 18 – 21, 2009

IEEE EAST-WEST DESIGN AND TEST SYMPOSIUM 2009 ORGANISING COMMITTEE

General Chairs

V. Hahanov – Ukraine
Y. Zorian – USA

General Vice-Chairs

D. Bikov - Russia
R. Ubar – Estonia

Program Chairs

S. Shoukourian – Armenia
D. Speranskiy – Russia

Program Vice-Chairs

M. Renovell – France
Z. Navabi – Iran

Steering Committee

M. Bondarenko – Ukraine
V. Hahanov – Ukraine
R. Ubar – Estonia
Y. Zorian – USA

Publicity Chairs

R. Ubar - Estonia
S. Mosin – Russia

Program Committee

E. Evdokimov – Ukraine
A. Chaterjee – USA
E. Gramatova – Slovakia
S. Hellebrand – Germany
A. Ivanov – Canada
M. Karavay – Russia
V. Kharchenko – Ukraine
K. Kuchukjan – Armenia
A. Matrosova – Russia
V. Melikyan - Armenia

O. Novak – Czech Republic

A. Orailoglu – USA

Z. Peng – Sweden

A. Petrenko – Ukraine

P. Prinetto – Italy

J. Raik – Estonia

A. Romankevich – Ukraine

A. Ryjov – Russia

R. Seinauskas – Lithuania

S. Sharshunov – Russia

A. Singh – USA

J. Skobtsov – Ukraine

A. Stempkovsky – Russia

V. Tverdokhlebov – Russia

V. Vardanian – Armenia

V. Yarmolik – Byelorussia

E. J. Aas – Norway

J. Abraham – USA

M. Adamski – Poland

A. Barkalov – Poland

R. Bazylevych – Ukraine

V. Djigan – Russia

A. Drozd – Ukraine

W. Kuzmicz – Poland

Organizing Committee

S. Chumachenko – Ukraine

N. Kulbakova – Ukraine

V. Obrizan – Ukraine

A. Kamkin – Russia

K. Petrosyanz – Russia

A. Sokolov – Russia

Y. Gubenko – Russia

M. Chupilko – Russia

E. Litvinova – Ukraine

O. Guz – Ukraine

G. Markosyan – Armenia

EWDTS CONTACT INFORMATION

Prof. Vladimir Hahanov
Design Automation Department
Kharkov National University of Radio Electronics,
14 Lenin ave,
Kharkov, 61166, Ukraine.

Tel.: +380 (57)-702-13-26
E-mail: hahanov@kture.kharkov.ua
Web: www.ewdtest.com/conf/

7th IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS 2009)

Moscow, Russia, September 18-21, 2009

The main target of the **IEEE East-West Design & Test Symposium (EWDTS)** is to exchange experiences between scientists and technologies of Eastern and Western Europe, as well as North America and other parts of the world, in the field of design, design automation and test of electronic circuits and systems. The symposium is typically held in countries around the Black Sea, the Baltic Sea and Central Asia region. We cordially invite you to participate and submit your contribution(s) to EWDTS'09 which covers (but is not limited to) the following topics:

- Analog, Mixed-Signal and RF Test
- Analysis and Optimization
- ATPG and High-Level Test
- Built-In Self Test
- Debug and Diagnosis
- Defect/Fault Tolerance and Reliability
- Design for Testability
- Design Verification and Validation
- EDA Tools for Design and Test
- Embedded Software Performance
- Failure Analysis, Defect and Fault
- FPGA Test
- HDL in test and test languages
- High-level Synthesis
- High-Performance Networks and Systems on a Chip
- Low-power Design
- Memory and Processor Test
- Modeling & Fault Simulation
- Network-on-Chip Design & Test
- Modeling and Synthesis of Embedded Systems
- Object-Oriented System Specification and Design
- On-Line Testing
- Power Issues in Design & Test
- Real Time Embedded Systems
- Reliability of Digital Systems
- Scan-Based Techniques
- Self-Repair and Reconfigurable Architectures
- System Level Modeling, Simulation & Test Generation
- System-in-Package and 3D Design & Test
- Using UML for Embedded System Specification
- CAD and EDA Tools, Methods and Algorithms
- Design and Process Engineering
- Logic, Schematic and System Synthesis
- Place and Route
- Thermal, Timing and Electrostatic Analysis of SoCs and Systems on Board
- Wireless and RFID Systems Synthesis
- Digital Satellite Television
- Signal and Information Processing in RF and Communication

The symposium is organized by Kharkov National University of Radio Electronics, in cooperation with Tallinn University of Technology, Institute for System Programming of RAS, and Moscow Institute of Electronics and Mathematics. It is sponsored by the IEEE Computer Society Test Technology Technical Council (TTTC) and financially supported by Cadence, JTAG Technologies, Kaspersky Lab, Synopsys, Mentor Graphics, Tallinn Technical University, Donetsk Institute of Road Transport, Moscow Institute of Electronics and Mathematics, Virage Logic, Echostar, Aldec, Teprocomp, DataArt Lab.



CONTENTS

Simulation-based Verification with APRICOT Framework using High-Level Decision Diagrams Maksim Jenihhin, Jaan Raik, Anton Chepurov, Raimund Ubar	13
Fault-Detection Capability Analysis of a Hardware-Scheduler IP-Core in Electromagnetic Interference Environment J. Tarrillo, L. Bolzani, F. Vargas, E. Gatti, F. Hernandez, L. Fraigi	17
Hardware Reduction in FPGA-Based Compositional Microprogram Control Units Barkalov A.A., Titarenko L.A., Miroshkin A.N.	21
Optimization of Control Units with Code Sharing Alexander A. Barkalov, Larisa A. Titarenko, Alexander S. Lavrik	27
SAT-Based Group Method for Verification of Logical Descriptions with Functional Indeterminacy Liudmila Cheremisinova, Dmitry Novikov	31
MicroTESK: Automation of Test Program Generation for Microprocessors Alexander Kamkin	35
Verification Methodology Based on Algorithmic State Machines and Cycle-Accurate Contract Specifications Sergey Frenkel and Alexander Kamkin	39
Coverage Method for FPGA Fault Logic Blocks by Spares Vladimir Hahanov, Eugenia Litvinova, Wajeb Gharibi, Olesya Guz	43
Testing and Verification of HDL-models for SoC components Vladimir Hahanov, Irina Hahanova, Ngene Christopher Umerah, Tiecoura Yves	48
The Model of Selecting Optimal Test Strategy and Conditions of ICs Testing During Manufacturing Sergey G. Mosin	54
A Technique to Accelerate the Vector Fitting Algorithm for Interconnect Simulation Gourary M.M., Rusakov S.G., Ulyanov S.L., Zharov M.M.	59
Frequency Domain Techniques for Simulation of Oscillators Gourary M.M., Rusakov S.G., Stempkovsky A.L., Ulyanov S.L., Zharov M.M.	63
Distributed RLC Interconnect: Estimation of Cross-coupling Effects H.J. Kadim, L.M. Coulibaly	67
Constrained-Random Verification for Synthesis: Tools and Results D. Bodean, G. Bodean, O. Ghincul	71
Discussion on Supervisory Control by Solving Automata Equation Victor Bushkov, Nina Yevtushenko, Tiziano Villa	77
Generalized Faulty Block Model for Automatic Test Pattern Generation F. Podyablonsky, N. Kascheev	80
Self Calibration Technique of Capacitor's Mismatching For 1.5 Bit Stage Pipeline ADC Vazgen Melikyan, Harutyun Stepanyan	84
Applied Library of Adaptive Lattice Filters for Nonstationary Signal Processing Victor I. Djigan	87
On-chip Measurements of Standard-Cell Propagation Delay S.O. Churayev, B.T. Matkarimov, T.T. Paltashev	93
FPGA FFT Implementation S.O. Churayev, B.T. Matkarimov	96

Reconfiguration and Hardware Agents in Testing and Repair of Distributed Systems G. Mois, I.Ştefan, Sz. Enyedi, L. Miclea.....	99
Symmetrization in Digital Circuit Optimization Natalia Eliseeva, Jie-Hong R. Jiang, Natalia Kushik, Nina Yevtushenko.....	103
Embedded Processor Power Reduction via Power aware Custom Instruction Selection Hoda Ahmadinejad, Saeed Safari, and Hamid Noori.....	107
Level Quantization Effects in Digital Signal Processing by Discrete Fourier Transform Method Gamlet S. Khanyan.....	111
A New Paradigm in Design of IIR Digital Filters Vladislav A. Lesnikov, Alexander V. Chastikov, Tatiana V. Naumovich, Sergey V. Armishev.....	115
Evolutionary Approach to Test Generation of Sequential Digital Circuits with Multiple Observation Time Strategy Yu. A. Skobtsov, V. Yu. Skobtsov.....	119
SMT-based Test Program Generation for Cache-memory Testing Evgeni Kornikhin.....	124
Critical Path Test Generation in Asynchronous QDI Circuits Fahime Khoramnejad, Hossein Pedram.....	128
Model-driven & Component-based Development Method of Multi-core Parallel Simulation Models Nianle Su, Wenguang Yu, Hongtao Hou, Qun Li and Weiping Wang.....	135
Minimizing of Number of Discrete Device's Controllable Points Dmitriy Speranskiy, Ekaterina Ukolova.....	142
VHPI-compatible Simulation and Test Generation System Dmitriy Speranskiy, Ivan Ukolov.....	147
Fault Tolerant HASH function with Single Element Correction and Minimum Delay Overhead Costas A. Argyrides, Carlos A. Lisboa, Dhiraj K. Pradhan, Luigi Carro.....	151
Analysis of the Control Vector Optimal Structure for a Minimal-Time Circuit Optimization Process A.M. Zemliak, M.A. Torres, T.M. Markina.....	156
Parallel Simulation of Boolean Functions by Means of GPU Włodzimierz Bielecki, Alexander Chemeris, Svetlana Reznikova.....	162
Two-Criterial DSSS Synchronization Method Efficiency Research Kharchenko H.V., Tklich I.O., Vdovychenko Y.I.....	165
An Efficient March Test for Detection of All Two-Operation Dynamic Faults from Subclass S_{av} Gurgen Harutyunyan, Hamazasp Avetisyan, Valery Vardanian, Y. Zorian.....	175
Large and Very Large-scale Placement Bazylevych R.P., Bazylevych L.V., Shcherb'yuk I.F.....	179
An Educative Brain-Computer Interface Kirill Sorudeykin.....	183
Time-Hardware Resource: A Criterion of Efficiency of Digital Signal Search and Detection Devices Alexander Fridman.....	187
A New Principle of Dynamic Range Expansion by Analog-to-Digital Converting Elina A. Biberdorf, Stanislav S. Gritsutenko, Konstantin A. Firsanov.....	193
FREP: A Soft Error Resilient Pipelined RISC Architecture Viney Kumar, Rahul Raj Choudhary, Virendra Singh.....	196

System Remote Control of the Robotized Complex - Pegas Dmitry Bagayev, Evsyakov Artem	200
Use of Predicate Categories for Modelling of Operation of the Semantic Analyzer of the Linguistic Processor Nina Khairova, Natalia Sharonova	204
Methodological Aspects of Mathematical Modelling of Processes in a Corporate Ecological System Kozulia T.V., Sharonova N.V.	208
Getting Optimal Load Distribution Using Transport-Problem-Based Algorithm Yuri Ladyzhensky, Viatcheslav Kourktchi	212
Dialogue-based Optimizing Parallelizing Tool and C2HDL Converter Steinberg B., Abramov A., Alymova E., Baglij A., Guda S., Demin S., Dubrov D., Ivchenko A., Kravchenko E., Makoshenko D., Molotnikov Z., Morilev R., Nis Z., Petrenko V., Povazhniy A., Poluyan S., Skiba I., Suhoverkhov S., Shapovalov V., Steinberg O., Steinberg R.	216
The System for Automated Program Testing Steinberg B., Alimova E., Baglij A., Morilev R., Nis Z., Petrenko V., Steinberg R.	218
Development of the University Computing Network for Integrated Circuit Design Atkin E., Volkov Yu., Garmash A., Klyuev A., Semenov D., Shumikhin V.	221
Increase in Reliability of On-Line Testing Methods Using Natural Time Redundancy Drozd A., Antoshchuk S., Martinuk A., Drozd J.	223
An Algorithm of Carrier Recovery for Modem with M-ary Alphabets APK-Signals without PLL Victor V. Panteleev	230
At Most Attainable of Lengths a Symmetrical Digital Subscriber Line on xDSL-technologies: Engineering-Maintenance Methods of the Calculation Victor V. Panteleev, Nikolay I. Tarasov	234
New Approach to ADC Design Stanislav S. Gritsutenko	240
Simulation of Radiation Effects in SOI CMOS Circuits with BSIMSOI-RAD Macromodel K.O. Petrosjanc, I.A. Kharitonov, E.V. Orekhov, L.M. Sambursky, A.P. Yatmanov	243
Thermal Design System for Chip- and Board-level Electronic Components K.O. Petrosjanc, I.A. Kharitonov, N.I. Ryabov, P.A. Kozynko	247
TCAD Modeling of Total Dose and Single Event Upsets in SOI CMOS MOSFETs K.O. Petrosjanc, I.A. Kharitonov, E.V. Orekhov, A.P. Yatmanov	251
Reduction in the number of PAL Macrocells for Moore FSM implemented with CPLD A. Barkalov, L. Titarenko, S. Chmielewski	255
Schematic Protection Method from Influence of Total Ionization Dose Effects on Threshold Voltage of MOS Transistors Vazgen Melikyan, Aristakes Hovsepyan, Tigran Harutyunyan	260
5V Tolerant Power clamps for Mixed-Voltage IC's in 65nm 2.5V Salicided CMOS Technology Vazgen Melikyan, Karen Sahakyan, Armen Nazaryan	263
Analysis and Optimization of Task Scheduling Algorithms for Computational Grids Morev N. V.	267
A Low Power and Cost Oriented Synthesis of the Common Model of Finite State Machine Adam Klimowicz, Tomasz Grzes, Valeri Soloviev	270

Comparison of Survivability & Fault Tolerance of Different MIP Standards Ayesha Zaman, M.L. Palash, Tanvir Atahary, Shahida Rafique	275
Hardware Description Language Based on Message Passing and Implicit Pipelining Dmitri Boulytchev, Oleg Medvedev	279
V-Transform: An Enhanced Polynomial Coefficient Based DC Test for Non-Linear Analog Circuits Suraj Sindia, Virendra Singh, Vishwani Agrawal	283
GA-Based Test Generation for Digitally-Assisted Adaptive Equalizers in High-Speed Serial Links Mohamed Abbas, Kwang-Ting (Tim) Cheng, Yasuo Furukawa, Satoshi Komatsu, Kunihiro Asada	287
Between Standard Cells and Transistors: Layout Templates for Regular Fabrics Mikhail Talalay, Konstantin Trushin, Oleg Venger	293
On-Chip Optical Interconnect: Analytical Modelling for Testing Interconnect Performance H J Kadim	300
The Problem of Trojan Inclusions in Software and Hardware Alexander Adamov, Alexander Saprykin	304
Design methods for modulo $2n+1$ multiply-add units C. Efsthathiou, I. Voyiatzis, M. Prentakis	307
Geometrical Modeling and Discretization of Complex Solids on the Basis of R-functions Gomenyuk S.I., Choporov S.V., Lisnyak A.O.	313
Selective Hardening: an Enabler for Nanoelectronics Ilia Polian and John P. Hayes	316
Parameterized IP Infrastructures for Fault-Tolerant FPGA-Based Systems: Development, Assessment, Case-Study Kulanov Vitaliy, Kharchenko Vyacheslav, Perepelitsyn Artem	322
Generating Test Patterns for Sequential Circuits Using Random Patterns by PLI Functions M. H. Haghbayan, A. Yazdanpanah, S. Karamati, R. Saeedi, Z. Navabi	326
A New Online BIST Method for NoC Interconnects Elnaz Koopahi, Zainalabedin Navabi	332
Low Cost Error Tolerant Motion Estimation for H.264/AVC Standard M. H. Sargolzaie, M. Semsarzadeh, M. R. Hashemi, Z. Navabi	335
Method of Diagnosing FPGA with Use of Geometrical Images Epifanov A.S.	340
Performance Analysis of Asynchronous MIN with Variable Packets Length and Arbitrary Number of Hot-Spots Vyacheslav Evgrafov	344
System in Package. Diagnosis and Embedded Repair Vladimir Hahanov, Aleksey Sushanov, Yulia Stepanova, Alexander Gorobets	348
Technology for Faulty Blocks Coverage by Spares Hahanov Vladimir, Chumachenko Svetlana, Litvinova Eugenia, Zakharchenko Oleg, Kulbakova Natalka	353
The Unicast Feedback Models for Real-Time Control Protocol Babich A.V., Murad Ali Abbas	360
Algebra-Logical Repair Method for FPGA Logic Blocks Vladimir Hahanov, Sergey Galagan, Vitaliy Olchovoy, Aleksey Priymak	364

The Method of Fault Backtracing for HDL - Model Errors Searching Yevgeniya Syrevitch, Andrey Karasyov, Dariya Kucherenko	369
Handling Control Signals for the Scan Technology Olga Lukashenko, Dmitry Melnik, Vladimir Obrizan	373
Robust Audio Watermarking for Identification and Monitoring of Radiotelephone Transmissions in the Maritime Communication Vitaliy M. Koshevyy, Aleksandr V. Shishkin	377
An Interconnect BIST for Crosstalk Faults based on a Ring LFSR Tomasz Garbolino, Krzysztof Gucwa, Andrzej Hlawiczka, Michał Kopeć	381
Generation of Minimal Leakage Input Vectors with Constrained NBTI Degradation Pramod Subramanyan, Ram Rakesh Jangir, Jaynarayan Tudu, Erik Larsson, Virendra Singh	385
Very Large-Scale Intractable Combinatorial Design Automation Problems – Clustering Approach for High Quality Solutions Roman Bazylevych and Lubov Bazylevych	389
Flexible and Topological Routing Roman Bazylevych and Lubov Bazylevych	390
An Algorithm for Testing Run-Length Constrained Channel Sequences Oleg Kurmaev	391
Constructing Test Sequences for Hardware Designs with Parallel Starting Operations Using Implicit FSM Models Mikhail Chupilko	393
Redundant Multi-Level One-Hot Residue Number System Based Error Correction Codes Somayyeh Jafarali Jassbi, Mehdi Hosseinzade, Keivan Navi	397
Parallel Fault Simulation Using Verilog PLI Mohammad Saeed Jahangiry, Sara Karamati, Zainalabedin Navabi	401
IEEE 1500 Compliant Test Wrapper Generation Tool for VHDL Models Sergey Mikhtonyuk, Maksim Davydov, Roman Hwang, Dmitry Shcherbin	406
Early Detection of Potentially Non-synchronized CDC Paths Using Structural Analysis Technique Dmitry Melnik, Olga Lukashenko, Sergey Zaychenko	411
An Editor for Assisted Translation of Italian Sign Language Nadereh Hatami, Paolo Prinetto, Gabriele Tiotto	415
Architecture Design and Technical Methodology for Bus Testing M.H. Haghbayan, Z. Navabi	419
Assertion Based Verification in TLM AmirAli Ghofrani, Fatemeh Javaheri, Zainalabedin Navabi	424
Flash-memories in Space Applications: Trends and Challenges Maurizio Caramia, Stefano Di Carlo, Michele Fabiano, Paolo Prinetto	429
Design Experience with TLM-2.0 Standard: A Case Study of the IP Lookup LC-trie Application of Network Processor Masoom Hashemi, Mahshid Sedghi, Morteza Analoui, Zainalabedin Navabi	433
Test Strategy in OSCI TLM-2.0 Mina Zolfy, Masoom Hashemi, Mahshid Sedghi, Zainalabedin Navabi and Ziaeddin Daeikozekanani	438
Synthesizing TLM-2.0 Communication Interfaces Nadereh Hatami, Paolo Prinetto	442

Advanced Topics of FSM Design Using FPGA Educational Boards and Web-Based Tools Alexander Sudnitson, Dmitri Mihhailov, and Margus Kruus	446
A Mixed HDL/PLI Test Package Nastaran Nemati, Majid Namaki-Shoushtari, Zainalabedin Navabi	450
Testing Methodologies on Communication Networks Nadereh Hatami, Paolo Prinetto, Gabriele Tiotto, Paola Elia	456
A Novel High Speed Residue to Binary Converter Design Based on the Three-Moduli Set $\{2n, 2n+1+1, 2n+1-1\}$ Muhammad Mehdi Lotfinejad, Mohammad Mosleh and Hamid Noori	460
Performance Evaluation of SAT-Based ATPG on Multi-Core Architectures Alejandro Czuto, Bernd Becker, Ilia Polian	463
Intelligent Testbench Automation and Requirements Tracking Ivan Selivanov, Alexey Rabovoluk	471
Iterative Sectioning of High Dimensional Banded Matrices Dmytro Fedasyuk, Pavlo Serdyuk, Yuriy Semchyshyn	476
Estimating Time Characteristics of Parallel Applications in Technology of Orders Based Transparent Parallelizing Vitalij Pavlenko, Viktor Burdeinyi	480
Phase Pictures Properties of Technical Diagnostics Complex Objects Tverdokhlebov V.A.	483
Information Technology of Images Compression in Infocommunication Systems Alexander Yudin, Natalie Gulak, Natalie Korolyova	486
Technology of Cascade Structural Decoding Leonid Soroka, Vladimir Barannik, Anna Hahanova	490
Technology of the Data Processing on the Basis of Adaptive Spectral- Frequency Transformation of Multiadical Presentation of Images Vladimir Barannik, Sergey Sidchenko, Dmitriy Vasiliev	495
Compression Apertures Method - Color Different Images Konstantin Vasyuta, Dmitry Kalashnik, Stanislav Nikitchenko	499
Isotopic Levels Architectural Presentation of Images Relief Vladimir Barannik, Alexander Slobodyanyuk	502
Method and Mean of Computer's Memory Reliable Work Monitoring Utkina T.Yu., Ryabtsev V.G.	505
Extended Complete Switch as Ideal System Network Mikhail F. Karavay and Victor S. Podlazov	513
Image Compression: Comparative Analysis of Basic Algorithms Yevgeniya Sulema, Samira Ebrahimi Kahou	517
Networked VLSI and MEMS Designer for GRID Petrenko A.I.	521
Path Delay Fault Classification Based on ENF Analysis Matrosova A., Nikolaeva E.	526
COMPAS – Advanced Test Compressor Jiří Jeníček, Ondřej Novák	532
INVITED TALKS	538
AUTHORS INDEX	545

The Method of Fault Backtracing for HDL - Model Errors Searching

Yevgeniya Syrevitch,
PhD in Computer Design
Automation, associated
professor of Design
Automation Dep., Kharkov
National University of Radio
Electronics, Ukraine
Syr_Jane@rambler.ru

Andrey Karasyov,
Senior programmer of
ALDEC-Kharkov Company,
Ukraine
andreyk@aldec.com.pl

Dariya Kucherenko,
Master degree in Computer
Engineering,
PhD student of DA dep.,
KNURE, Ukraine
darijaz@ukr.net

Abstract

In this paper the method of design error searching in non-structured HDL-code was considered. The method of backtracing was developed. An experiment on HDL-model of digital device using this method was carried out.

1. Problem statement

In modern CAD tools the basic way of device description is usage of hardware description languages, i.e. VHDL or Verilog, which allow making SOC design process faster. World companies – vendors of digital circuits, are forced to decrease their time-to-market. Verification of digital projects, that is hardware or built-in hardware-software systems described in a Hardware Description Language - HDL, is the important task during designing digital devices. Often more than 70% of development time is spent on search and correction of mistakes in the project. Process of diagnosing is based on: DD model, allowing carrying out tests generation; designing errors, characteristic for HDL-models; algorithm of tests generation; methods of design errors search. Within the framework of technical diagnostics methods, there are several algorithms of defects search: based on available tests and known function of the device (functional algorithms on the base of errors tables or functions of errors tables), and based on the structure of the device (structural algorithms on the base of a reachability matrix). *The purpose* of the given work is to develop methods of defects/errors search in a non-structured HDL-code, allowing to reduce time of carrying out of diagnostic experiment and to reduce length of the diagnosis. Proceeding from the aforesaid, it is necessary to solve a task of adaptation of the method

of backtracing at verification of HDL-models and to carry out diagnostic experiments on defect/design error search within the framework of verification.

2. The method of defect search

In this paper, similar to the definition of defect the concept of design errors is used. Diagnostic Experiment (DE) on HDL-code is implemented in two phases. At the first stage an unconditional experiment is held. If at least one external output does not match the benchmark, the second phase of DE is carried out. The problem of diagnosing the technical condition of the digital model is to minimize the area of error existence domain considering the predefined class, which is called the set of equivalent defects, at the allowable length of the test parameters and the number of observed outputs. The greater the length of the test and the number of observed outputs, the higher the resolution of the diagnosis algorithm, which should provide the component defect search only for the actual reactions without accessing control points (CP). At fixing the length of the test parameters and the number of observed outputs in defect search algorithms, based on the analysis of malfunctions tables, the depth of diagnosis can be increased through the use of input-output relationship of elements (operands and operators) in a digital model of the device. The maximum adequate reaction of the model with a defect on a test-vector is a row-vector with values on observable elements of the model. As an example, the method of testing diagnosing errors in a digital device model based on multi-value fault table (MVT) and the analysis of the structure of the object can be considered. All functional elements (FE) or operand vertexes enter into the initial area of suspected design errors. Diagnostic experiment is carried out

with the assumption, that there is the single mistake in a code resulting in a faulty value on some operand vertex which is either a control point, or an external output. The main principle underlying structural methods of design error search is the following. If in the next control point the result of the elementary check is negative, the FE itself and all its predecessors enter into the area of suspected mistakes on the next step of the algorithm. If the result of the check is positive, all predecessors are assumed fault-free, and the suspected mistake has taken place among the other FE from the area of suspected mistakes on the previous step of the algorithm. If transportation of a design error on an external output is impossible, it is necessary to break the graph into subgraphs by a principle of sensitization existence. The reason of sensitization impossibility can be either in a code which was constructed in such a way, or there is a mistake in a code (a prospective place of a mistake - a subgraph of its predecessors). Etalon checking tests are inadequate for the several reasons. The basic of them is that the construction of checking tests is based on the concepts of transportation and sensitization of a path along which the error is transported to an external output of the circuit. And it not always obviously possible for fulfilling, as in a HDL-code functional malfunctions can be disguised by further calculations in such a manner that the mistake will not be observed on an external output. For example, a mistake on an output of any functional element is not transported on an external output if among its successors there is a logic OR operator with constant 1 on one of the inputs. For decomposition of the initial graph control points (similarly to control points at generation of tests which allow "to break" a path of sensitization and to define borders of subgraphs) are used. The given control points will be the outputs of each of subgraphs. Thus, a design error is transported on an external output of each subgraph. There are two types of the control points used by search of a place of a mistake. Control points of the first sort - the model signal (variable), etalon values of which are known from the specification. Control points of the second sort - the model signal (variable), values of which are observable, but prior to the experiment start are unknown. Structuring of the initial model on HDL is carried out by allocation multi-output subgraph which is generated (activated) as a result of driving specialized test onto inputs. Inputs of a subgraph are external inputs (operand vertexes, not only physical), and outputs are CP of the first sort. By results of carrying out the first stage of diagnostic experiment (driving tests for definition of presence of a design error in the description) the vector of experimental check results is formed, it fixes equality of etalon and

experimental reactions. In other words, it is defined what outputs a design error influences on.

3. The method of backtracing

In specifications of HDL-models of real digital devices, as a rule, there is very few CPs of the first sort, etalon values of which are known prior to the experiment start. Therefore localization up to a subgraph with the CP of the first sort is insufficient. It is desirable to carry out localization of erroneous operators up to a CP of the second sort, but etalon are nowhere to be taken from. The decision for this contradiction is to apply the method of backtracing, which has originally been focused on constant faults search in digital circuits in conditions of etalon absence in internal points, in a subgraph where CP the first sort is an output. The classical method of backtracing which sometimes was named a method of "seeking", was based on the following positions: there is a device with accessible internal lines and its structural-functional model; there is a condition of essentiality for each element; there is a test which activate paths in the model, there are etalon reactions on the external output of the model. To use this method at "seeking" in a class of equivalent mistakes at diagnostics of a HDL-code, updating of the method is necessary. The following positions are accepted:

1. A class of design errors - replacement of a functional element.
2. Distinguishing sequence (DS) are used as tests for every FE.
3. Faulty (erroneous) FE is the one on which inputs the discrepancy with etalons was last observed. The algorithm of "seeking":
 1. Tests simulation on real model up to an external output (CP) is carried out.
 2. If discrepancy with the etalon on the output is revealed, backtracing is carried out.
 3. Backtracing goes until the result is equal to $\emptyset$; it is performed by intersection of the current vector with conditions of essentiality of a functional element.
 4. The subset of suspected elements is formed on a base of nonempty intersections.

Let there be some erroneous HDL-code (fig.1), for the circuit in fig.2. There is an error in the code: in operator S12 the OR is replaced with the AND.

```
Entity SCH is Port (X1,X2,X3,X4,X5,X6,X7, X8: in bit; O15: out bit); End; Architecture BEH of SCH is
signal S9, S10, S11, s12, s13, S14: bit; begin
S9<=X1 and x2; S10<=X3 and x4; S11<=X5 and
x6; S12<=X7 and X8; S13<=S9 and S10; S14<= S11
and S12; O15<=S13 nand S14; End;
```

Figure 1. The example of HDL-model

For this fragment a test is built: 11011100 – and there is the etalon value 0 on the external output (O15). As a result of driving the test on the HDL-model '1' is received on its output that does not coincide with the etalon. Let's execute backtracing, marking its results for presentation on the fragment of the digital circuit (fig.2), equivalent to the resulted code.




Figure 2. The example of «seeking» for the structurally functional circuit

The most effective form for realization of return implication is the cubic form of model primitive elements; therefore for better understanding we shall consider "seeking" method application in the cubic form. If to consider a condition of essentiality in the cubic form, they are similar to D-coverings, but don't take into account the direction of transition (inversion). Coverings of essentiality for AND and OR are in fig.3.

X1	X2	X3	Y	X1	X2	X3	Y
Z	1	1	Z	Z	0	0	Z
1	Z	1	Z	0	Z	0	Z
1	1	Z	Z	0	0	Z	Z

Figure 3. Coverings of essentiality for AND / OR

The procedure of the backtracing for a fragment of the HDL-code with predetermined concurrent signals assignments (CSA) is similar to the procedure of return implication for a combinational circuit, on condition that coverings of essentiality of corresponding CSA are used as primitive elements. Simulation of the test on a real (faulty) code is originally carried out and the result of simulation is written to the first row. The result does not coincide with the etalon from the specification; backtracing therefore is carried out by intersecting the received vector with coverings of essentiality of the model elements. Intersections are carried out until the result is not equal $\emptyset$. The procedure of backtracing is resulted in table 1.

Table 1. Backtracing procedure

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
1	1	0	1	1	1	0	0	1	0	1	0	1	0	1	etalonis 0
															Line 15 is essential
												1	z	z	$\cap \neq \emptyset$
												z	1	z	$\rightarrow \emptyset$
1	1	0	1	1	1	0	0	1	0	1	0	1	z	z	Line 14 is essential
												z	1	z	$\rightarrow \emptyset$
												1	z	z	$\cap \neq \emptyset$
1	1	0	1	1	1	0	0	1	0	1	z	1	z	z	Line 12 is essential
												z	1	z	$\rightarrow \emptyset$
												1	z	z	$\rightarrow \emptyset$

Thus, the element at which line 12 is an input, i.e. element 6, is faulty: it was OR, and became AND, as it was shown. Each specialized test generates a multi-output subgraph which inputs are external inputs (or CP of the first sort), and outputs are external outputs (or CP of the first sort). Except CSA there are sequential operators in a HDL-code. Special interest at backtracing is represented by conditional operators (*IF*, *CASE*) since they are on a joint of data and control. Let's consider *IF*: *IF* ((x1 and x2) or (x3 and x4)) *THEN* y<=d1 *ELSE* y<=d2. *IF*, realizing two-output conditional vertex, consists of a logic condition C and two executing CSAs. Logic condition C in *IF* (C) is the equation, the decision in the cubic form is in fig. 4:

	X1	X2	X3	X4	C
	0	X	0	X	0
	0	X	X	0	0
	X	0	0	X	0
	X	0	X	0	0
	1	1	X	X	1
	X	X	1	1	1

Figure 4. The solution of the equation

Thus, *IF* can be submitted by the multiplexer model with two information inputs, a group of control inputs, and 1 (2) output (2 output in case of different signals). The covering of essentiality of *IF* is in fig.5.

X1	X2	X3	X4	D1	D2	Y
0	X	0	X	X	Z	Z
0	X	X	0	X	Z	Z
X	0	0	X	X	Z	Z
X	0	X	0	X	Z	Z
1	1	X	X	Z	X	Z
X	X	1	1	Z	X	Z

Figure 5. Coverings of essentiality of *IF*

Except the *IF*, the *CASE* can be treated as a conditional operator which realizes multi-output conditional vertex. The fragment of the HDL-code with *CASE* is submitted in figure 6.

```
variable xxx : in std_logic_vector(2 downto 0);
case xxx is when "000"=> Y<=D1; when "001"=>
Y<=D2; when "010"=> Y<=D3; when "011"=>
Y<=D4; when "100"=> Y<=D5; when "101"=>
Y<=D6; when "110"=> Y<=D7; when "111"=>
Y<=D8; end case;
```

Figure 6. The fragment of the HDL-code with *CASE*

The model of CASE in the form of the multiplexer and its covering of essentiality is submitted in fig.6.




Figure 7. The model of CASE as multiplexer and its covering of essentiality

The arithmetic operators executed, as a rule, with multidigit operators can be considered to be CSA too. If to consider addition of one-digit operands $S=A+B$ the circuit realization of it is the one-digit two-input adder. Its law of its functioning and a fragment of the essentiality covering are resulted in fig.7. It is necessary to note, that the covering of essentiality is constructed dynamically on the basis of the functioning law of the adder. Having coverings of essentiality for the one-digit adder and taking into account procedures of return implication through arithmetic operands, procedures of backtracing of essentiality through multidigit arithmetic operations can be easily built. We shall note that only coverings of essentiality, which are one-dimensional on inputs, can be correct for arithmetic operations.

A_i	B_i	C_{i-1}	S	C_i	A_i	B_i	C_{i-1}	S	C_i
0	0	0	0	0	Z	0	0	Z	0
0	1	0	1	0	0	Z	0	Z	0
1	0	0	1	0	0	0	Z	Z	0
1	1	0	0	1	Z	1	1	Z	1
0	0	1	1	0	1	Z	1	Z	1
0	1	1	0	1	1	1	Z	Z	1
1	0	1	0	1	Z	0	1	Z	Z
1	1	1	1	1	0	Z	1	Z	Z

Figure 8. The function law and a fragment of the essentiality covering of the one-digit adder

As an example let's consider addition of two four-digit operands $S(4)=A(4)+B(4)$ where $A=5$, $B=6$, $S=5+6=11$. In the binary code $S=A+B$ is $0101+0110=1011$. If $S=10Z1$ (the symbol of essentiality is in the third output digit category), there is only one correct decision: $A=0101$ and $B=01Z0$. As a check let's consider $S=A+B=0101+01Z0=10Z1$, on condition that $Z=\{0,1\}$. The given example confirms an opportunity of carrying out return implication of symbol Z through multidigit arithmetic operators. Thus, having coverings of essentiality for CSAs and conditional operators it is possible to carry out backtracing for any fragments of a HDL-code.

4. Conclusion

Methods of search of defects (design errors) for verification of HDL-models allow not only to speak about presence of an error in the design, but also to define precisely a place of its occurrence (to locate defect). In this work we offer the method of backtracing which is applicable for "seeking" in the subgraphs which do not have control points of the first sort inside. This classical method of "seeking" was improved and it can be applied to HDL-code of different complexity.

5. References

- [1].Yev. Yef. Syrevitch Verification of HDL-based models // PhD Thesis. Kharkov. 2007.
- [2].Syrevitch Yev., Kucherenko D., Karasev A. Structural defect search method in HDL-models of radio electronic devices // 3rd International Radio and electronic Forum Kharkov, Ukraine, 22-24 October 2008, p. 48-51.
- [3]. Abramovici M., Breuer M., Friedman A. Digital System Testing and Testable Design // IEEE Press. New York, 1998. 652 p.
- [4]. G. Kryvulya, Yev. Syrevitch, A. Karasyov, D. Chegikov. Test Generation for VHDL Descriptions Verification // Proc. of IEEE EWDT. Odessa, Ukraine, September 15 – 19, 2005, 191 195.

Camera-ready was prepared in Kharkov National University of Radio Electronics
by Dr. Svetlana Chumachenko
Lenin ave, 14, KNURE, Kharkov, 61166, Ukraine

Approved for publication: 31.08.2009. Format 60×84¹/₈.
Relative printer's sheets: . Circulation: 150 copies.
Published by SPD FL Stepanov V.V.
Ukraine, 61168, Kharkov, Ak. Pavlova st., 311

Матеріали симпозиуму «Схід-Захід Проектування та Діагностування – 2009»
Макет підготовлено у Харківському національному університеті радіоелектроніки
Редактори: Володимир Хаханов, Світлана Чумаченко
Пр. Леніна, 14, ХНУРЕ, Харків, 61166, Україна

Підписано до публікації: 31.08.2009. Формат 60×84¹/₈.
Умов. друк. арк. . Тираж: 150 прим.
Видано: СПД ФЛ Степанов В.В.
Вул. Ак. Павлова, 311, Харків, 61168, Україна