


KHARKOV NATIONAL UNIVERSITY OF RADIODEVICE

Proceedings of IEEE East-West Design & Test Symposium (EWDTS'08)

Copyright © 2008 by The Institute of Electrical and Electronics Engineers, Inc.

SPONSORED BY

IEEE Computer Society Test Technology Technical Council



Lviv, Ukraine, October 9 – 12, 2008

CONTENTS

A Systematic Approach for Evaluating Satellite Communications Systems Stefano Di Carlo, Paolo Prinetto, Alessandro Savino, Gabriele Tiotto, Paola Elia	13
Facilitating Testability of TLM FIFO: SystemC Implementations Homa Alemzadeh, Marco Cimei, Paolo Prinetto, Zainalabedin Navabi	17
A Model for Resistive Open Recursivity in CMOS Random Logic M. Renovell, M. Comte, N. Houarche, I. Polian, P. Engelke, B. Becker	21
An Optimized CLP-based Technique for Generating Propagation Sequences F. Fummi, V. Guarnieri, C. Marconcini, G. Pravadelli	25
Validation of a Mixed-Signal Board ATPG Method Valérie-Anne Nicolas, Bertrand Gilles, Laurent Nana	29
A Low-Cost Optimal Time SICP air Generator I. Voyatzis, H. Antonopoulou	35
Selected Cost Factors in Modeling and Testing Hardware and Semiconductor Defects by Dynamic Discrete Event Simulation Jack H. Arabian	41
HotSpot : Visualising Dynamic Power Consumption in RTL Designs T. English, K.L. Man, E. Popovici and M.P. Schellekens	45
Characterization of CMOS Sequential Standard Cells for Defect Based Voltage Testing A. Wielgus and W. A. Pleskacz	49
Testing the Control Part of Peripheral Interfaces S. Zielski, J. Sosnowski	55
Concurrent Processes Synchronisation in Statecharts for FPGA implementation Grzegorz Łabiak, Marian Adamski	59
Parallel Fault Simulation on Multi-core Processors Dmitry E. Ivanov	65
Synthesis of control unit with code sharing and chain modifications Alexander Barkalov, Larysa Titarenko, Jacek Bieganowski	68
FSMs Implementation into FPGAs with Multiple Encoding of States Arkadiusz Bukowiec, Alexander Barkalov and Larysa Titarenko	72
Reduction in the number of PAL macrocells for the effective Moore FSM implementation A. Barkalov, L. Titarenko, S. Chmielewski	76
Partial Reconfiguration of Compositional Microprogram Control Units implemented on an FPGA R. Wisniewski, Alexander A. Barkalov, Larysa Titarenko	80

Coverage-Directed Verification of Microprocessor Units Based on Cycle-Accurate Contract Specifications Alexander Kamkin	84
Code-Probability Entities for Constrained-Random Verification Diana Bodyan, Ghennady Bodyan	88
Multidimensional Loop Fusion for Low-Power Dmytro Lazorenko	92
A Synthesis of Common Models of Finite State Machines Using Input and Output Registers of Programmable Logic Devices Adam Klimowicz, Valeri Soloviev	96
An advanced Method for Synthesizing TLM2-based Interfaces Nadereh Hatami, Zainalabedin Navabi	104
Testing Combinational QCA Circuits Mehdi Azimipour	108
Dependability and Complexity Analysis of Inter-channel Connection Schemes for “N out of M” System-on-Chip Vyacheslav Kharchenko, Vladimir Sklyar, Georgiy Chertkov, Yuriy Alexeev, Ladislav Novy	113
Safety-Critical Software Independent Verification Based on Measurement of Invariants during Static Analysis Sergiyenko Volodymyr, Zavolodko Valeriy	117
Designing High Productivity Parallel Algorithms with Algebraic and Heuristic Programming Techniques Anatoliy Doroshenko, Mykola Kotyuk, Sergiy Nikolayev, Olena Yatsenko	121
Multiple Run Memory Testing for PSF Detection I. Mrozek , V.N. Yarmolik, E. Buslowska	125
The analysis of the start up control parameters of the asynchronous electric traction motors Gabriel Popa, Razvan A. Oprea, Sorin Arsene	131
A novel timing-driven placement algorithm using smooth timing analysis Andrey Ayupov, Leonid Kraginskiy	137
Digital Lock Detector for PLL Vazgen Melikyan, Aristakes Hovsepyan, Mkrtich Ishkhanyan, Tigran Hakobyan	141
Diagnosis of SoC Memory Faulty Cells for Embedded Repair Vladimir Hahanov, Eugenia Litvinova, Karina Krasnoyaruzhskaya, Sergey Galagan	143
Testing Challenges of SOC Hardware-Software Components Vladimir Hahanov, Volodimir Obrizan, Sergey Miroshnichenko, Alexander Gorobets	149

SoC Software Components Diagnosis Technology Svetlana Chumachenko, Wajeb Gharibi, Anna Hahanova, Aleksey Sushanov	155
Vector-Logical Diagnosis Method for SOC Functionalities Vladimir Hahanov, Olesya Guz, Natalya Kulbakova, Maxim Davydov	159
Testability analysis method for hardware and software based on assertion libraries Maryna Kaminska, Roman Prihodchenko, Artem Kubirya, Pavel Mocar	163
Different observation time strategies of outputs in diagnostics of sequential digital circuits Yu. A. Skobtsov, V. Yu. Skobtsov	168
Design and Implementation of a Parallel Adaptive Filter Using PBS-LMS Algorithm in a Convex Structure Ali Fathiyan, M. Eshghi	173
An IEEE 1500 Compatible Wrapper Architecture for Testing Cores at Transaction Level Fatemeh Refan, Paolo Prinetto, Zainalabedin Navabi	178
Power-Aware Embedded Software Design Fabian Vargas, Cláudia A. Rocha, Luís Fernando Cristófoli, Luciano Rocha	182
System Level Hardware Design and Simulation with System Ada Negin Mahani, Parnian Mokri, Zainalabedin Navabi	190
Automating Hardware/Software Partitioning Using Dependency Graph Somayyeh Malekshahi, Mahshid Sedghi, Zainalabedin Navabi	196
Reliable NoC Architecture Utilizing a Robust Rerouting Algorithm Armin Alaghi, Mahshid Sedghi, Naghmeh Karimi, Mahmood Fathy, Zainalabedin Navabi	200
Method for Modeling and Fault Simulation using Volterra kernels Pavlenko V., Fomin O.	204
Parity Prediction Method For On-Line Testing a Barrel-Shifter Drozd A., Antoshchuk S., Rucinski A., Martinuk A.	208
RTL-TLM Equivalence Checking Based on Simulation Nicola Bombieri, Franco Fummi, Graziano Pravadelli	214
Estimation of the FPAAs specification with use of the Artificial Neural Network Damian Grzechca, Tomasz Golonek	219
TUFFAN: A TLM Framework for Fast Architecture Exploration of Digital Systems Sheis Abolmaali, Parisa Razaghi and Zainalabedin Navabi	223
Code Optimization for Enhancing SystemC Simulation Time Homa Alemzadeh, Soheil Aminzadeh, Reihaneh Saberi, Zainalabedin Navabi	227

Automatic Test Pattern Generation Algorithm for Bridging Faults in Sequential Circuits F. Podyablonsky, N. Kascheev	231
Test Suite Consistency Verification Sergiy Boroday, Alexandre Petrenko, Andreas Ulrich	235
A 403-MHz Fully Differential Class-E Amplifier in 0.35 µm CMOS for ISM Band Applications Ghulam Mehdi, Naveed Ahsan, Amjad Altaf, Amir Eghbali	239
Signal Processing Verification System for the Programmable Digital Matched Filter Kharchenko H.V., Makovetskiy S.O., Tkach I.O., Tsopa O.I., Vdovychenko Y.I	243
Building a Research Framework for Integrated Circuit Physical Design Andrey Kamaev, Kirill Konyakov, Iosif Meyerov, Alexey Sidnev, Artem Zhivoderov	251
A High-speed and High Precision IDDQ Measurement for Consumer and Communication SoCs Yoshihiro Hashimoto, Yasuo Furukawa, Nguyen Ngoc Mai Khanh	254
Creating Test Environment for Consumer Video Devices Andrew Johnson, Oleksandr Yegorov	258
An Efficient Inner (De)Interleaver Architecture for DVB-T systems Mojtaba Rezayi, Mohammad Eshghi, and Hamid Reza Tanhaei	259
Redundant tests optimization Dmitriy Speranskiy, Ekaterina Ukolova	263
Sensor Web and Grid Technologies for Flood Applications N. Kussul, A. Shelestov, S. Skakun, Yu. Gripich	267
Persian Digit Recognition by Fourier Coefficients and Neural Networks Nasim Kazemifard, Pedram Azimi, Saeed Mozaffari	271
Deterministic Distinguishing Tests for Given Fault of Discrete Device Synthesis Dmitriy Speranskiy, Ivan Ukolov	276
Digital Implementation of General Regression Neural Network for Function Approximation Applications Saber Moradi, Mahmoud Tabandeh, Nasser Sadati	281
Hardware Implementation of Exponential Function Using a Mathematical approach Saber Moradi, Mahmud Tabandeh, Nasser Sadati	285
Automated Generation of Register Transfer Graph for Processors Victor Belkin	289
One Approach to Fault Dictionary Size Reduction Sergey Mironov, Dmitriy Speranskiy	295
Software engineering for recognition of electronic elements on the circuit board Dmitry Bagayev, Pavel Khrustalev	301

Automatic Identification of Radiotelephone Transmissions in the Maritime Communication Aleksandr V. Shishkin	306
QCA Parallel Prefix Adder Design S. Arab, H. Aghababa, B. Forouzandeh	310
Simple march tests for PSF detection in RAM Ireneusz Mrozek, Eugenia Buslowska	314
Improved Digital Signature Protocols On Elliptic And Hyperelliptic Curves Dolgov V.I., Nelasa G.V	320
Cascade Structural Encoding of Binary Arrays Vladimir Barannik, Anna Hahanova	322
Mapping DSP Algorithms into FPGA Oleg Maslennikow, Anatolij Sergiyenko, Tatyana Lesyk	325
Precision of FTMpS reliability evaluation based on statistical experiments Romankevych A., Romankevych V., Chernyavskaya K	331
Discrete model for dynamics analysis of the nonlinear oscillating systems with long transient processes and complicated nature Zayats Vasyl	332
Deriving test suites for timed Finite State Machines M. Gromov, D. Popov, N. Yevtushenko	339
Checker Design for Arbitrary Subset of Unordered Code Words A. Matrosova, A. Malgin, N. Butorina	346
Multiple Stuck-at Fault and Path Delay Fault Testable Circuits A. Matrosova, V. Andreeva, A. Melnikov, E. Nikolaeva	356
Minimizing Path Length in Digital Circuits Based on Equation Solving N.Kushik, G.Sapunkov, S.Prokopenko, N.Yevtushenko	365
Utilizing HDL Simulation Engines for Accelerating Design and Test Processes Najmeh Farajipour, S. Behdad Hosseini and Zainalabedin Navabi	371
Performance evaluation of In-Circuit Testing on QCA based circuits Nasim Kazemifard, Maryam Ebrahimpour, Mostafa Rahimi, Mohammad Tehrani, Keivan Navi	375
Partitioning, Floor planning and detailed placement and routing techniques for schematic generation of analog netlist Bikram Garg, Rajeev Sehgal, Ashish Agrawal, Amarpal Singh, Manish Khanna	379
Parallel computer emulator for digital devices modeling Alexander Chemeris, Svetlana Reznikova	383

The Oscillations of an Overhead Contact Line Due to the Pantograph Raising R.A. Oprea, G.C.Popă, S.Arsene	387
Reverse Semantic Quality Control Methods in Software Engineering Vladimir L. Pavlov, Anatoliy Doroshenko, Konstantin Zhreb, Olexii Kuchaev	393
The Interplay of Reliability and Power Consumption in Design of SEU-Tolerant Latches for DSM Technology M. Fazeli, S. G. Miremadi, A. Patooghy	399
Evaluation of a Concurrent Error Detection Technique Using Power Supply Disturbance Fault Injection M. Fazeli, A. Patooghy and S.G. Miremadi	405
Embodying of High Performance Computation in Matlab Parallel Computing Toolbox for Detection of Spread Spectrum Signals Bohdan Yavorsky	411
Implementation of Finite State Machines on the Basis of an Embedded Memory Block V. Chaperko, K. Boule	414
On Macroplaces in Petri Nets Andrei Karatkevich	418
Testing of hardware and software for FPGA-based critical systems Yuliya Prokhorova, Sergey Ostroumov, Vladimir Sklyar	423
Luxury Wallet – new generation of the SoC based consumer products Mikhail Lodygin	427
Descriptor Neural Networks And Singular Implicit Dynamic Systems Rutkas A.A	429
Tools of the Computer Testing of Knowledge in Mathematical Disciplines Shkil A.S., Naprasnuk S.V., Tsimbaluyk E.S., Garkusha E.V.	431
Software for problem components estimation in photometric stereo reconstruction Bohdan Rusyn, Yuriy Lysak, Oleksiy Lutsyk	434
Method of Digital Treatment of the Information Received by Space Diversity Radars Dmitriy Vasiliev	436
Verification Challenges of Clock Domain Crossings D. Melnik, S. Zaychenko, O. Lukashenko.....	438
AUTHORS INDEX	441

IEEE EAST-WEST DESIGN AND TEST SYMPOSIUM 2008

ORGANISING COMMITTEE

General Chairs

V. Hahanov – Ukraine
Y. Zorian – USA

General Vice-Chairs

M. Karavay – Russia
R. Ubar – Estonia

Program Chairs

S. Shoukourian – Armenia
D. Speranskiy – Russia

Program Vice-Chairs

M. Renovell - France
Z. Navabi - Iran

Publicity Chairs

C. Landrault - France
S. Mosin – Russia

Program Committee

E. J. Aas – Norway
J. Abraham – USA
A. Barkalov – Poland
R. Bazylevych – Ukraine
A. Drozd – Ukraine
E. Evdokimov – Ukraine
A. Chaterjee – USA
E. Gramatova – Slovakia
S. Hellebrand – Germany
A. Ivanov – Canada
V. Kharchenko – Ukraine
K. Kuchukjan – Armenia

A. Matrosova – Russia

V. Melikyan - Armenia

O. Novak – Czech Republic

A. Orailoglu – USA

Z. Peng – Sweden

A. Petrenko – Ukraine

P. Prinetto – Italy

J. Raik – Estonia

A. Romankevich – Ukraine

A. Ryjov – Russia

R. Seinauskas – Lithuania

S. Sharshunov – Russia

A. Singh – USA

J. Skobtsov – Ukraine

A. Stempkovsky – Russia

V. Tverdokhlebov – Russia

V. Vardanian - Armenia

V. Yarmolik – Byelorussia

A. Yessayan – Armenia

Steering Committee

M. Bondarenko – Ukraine

V. Hahanov – Ukraine

R. Ubar – Estonia

Y. Zorian – USA

Organizing Committee

S. Chumachenko – Ukraine

M. Kaminska – Ukraine

N. Kulbakova – Ukraine

M. Lobur – Ukraine

V. Obrizan – Ukraine

T. Sviridova – Ukraine

EWDTS CONTACT INFORMATION

Prof. Vladimir Hahanov
Design Automation Department
Kharkov National University of Radio Electronics,
14 Lenin ave,
Kharkov, 61166, Ukraine.

Tel.: +380 (57)-702-13-26
E-mail: hahanov@kture.kharkov.ua
Web: www.ewdtest.com/conf/

Cascade Structural Encoding of Binary Arrays

¹Vladimir Barannik, ²Anna Hahanova

¹*Kharkov University of Air Forces, ²Kharkov National University of Radio Electronics, Ukraine*

E-mail: hahanov@kture.kharkov.ua

Abstract

The lacks of existent approaches come to light in relation to the compression of binary data for their use in digital diagnostics. It is grounded, that due to presentation of binary array as integral structure as a cascade structural number, satisfying limits on the number of carouses of units and on the dynamic range of cod-numbers of OFSN additional reduction of structural surplus is provided. The basic stages of binary of a two stage cascade structural encoding are expounded. Proved, that amount of digits on presentation of binary column examined as an element of cascade structural number less than, than amount of digits on presentation of that column, but examined as an one-dimensional floating structural number.

1. Introduction

The features of treatment of diagnostic information consist of that: on treatment test sets, having an arbitrary structure and different statistical descriptions, are given; test information appears in a binary kind; the lead through of diagnostics of digital charts is carried out on the basis of the kept test sets. Digital diagnostics means related to the increase of volumes of test information. From here is **the scientifically-applied task**, consisting of diminishing of volumes of test information.

2. Formulation of problem

One of directions of decision of such task consists in compact presentation of tests.

For the increase of efficiency of processes of diagnostic it is required to provide the additional increase of degree of compression of data in the conditions of arbitrary binary structure. One of effective codes is one-dimensional structural encoding [1- 7]. However for such encoding there is failing, related to that amount M digits on presentation of code-number C_V in determined on a formula

$$M = [\log_2 V_{v,\eta}] + 1. \quad (1)$$

From other side for the value of code-number inequality can be executed

$$C_V << V_{v,\eta}. \quad (2)$$

Then

$$\log_2 C_V << [\log_2 V_{v,\eta}] + 1. \quad (3)$$

Plenty of unmeaning digits, equal, appears in this case $[\log_2 V_{v,\eta}] + 1 - \log_2 C_V$ to the bats. It results in the decline of aspect of binary matrices ratio.

Consequently, the purpose of researches is creation of method of compression, taking into account the two cascade structure of binary arrays.

3. Basic material of researches

For the removal of failing, related to the choice of large length of codegram for presentation of code-number of one-dimensional structural number it is suggested to examine the aggregate of separate binary columns (OFS of numbers) taking into account additional limitations λ_v on their dynamic ranges

$$C_V << \lambda_v. \quad (4)$$

In this case binary arrays G examined as integral structural objects.

Determination 1. By a cascade structural number $G^{(2)}$ binary arrays are named $G = \{G^{(\ell)}\}_{\ell=1, n}^{\infty}$ (sequence of columns, made from binary elements $g_{k,\ell} \in [0; 1]$), the columns of which are one-dimensional floating structural numbers which the number of carouses of units is certain for

$$G^{(\ell)} = \{g_{k,\ell}\}_{k=1, n}^{\infty} \rightarrow \eta_{\ell} \quad (5)$$

and values C_{ℓ} code-numbers limited from above sizes $F(\eta, \lambda)_{\ell}$:

$$C_{\ell} < F(\eta, \lambda)_{\ell} = \min(V_{\ell, v, \eta}; \lambda_{\ell}), \ell = 1, n. \quad (6)$$

Determination 2. By a great number $\Omega_{n, \eta, \lambda}^{(2)}$ possible cascade structural numbers (CSN) a great number, consisting of binary arrays which terms are executed for, is named:

1) number of carouses of units for ℓ column of array equal η_ℓ , $\ell = \overline{1, n}$;

2) size of code-number C_ℓ , formed for ℓ OFSN, restrictedly from above a size $\min(V_{\ell, v, \eta; \lambda_\ell})$, $\ell = \overline{1, n}$.

Amount $V_{n, \eta, \lambda}^{(2)}$ cascade structural numbers, satisfying limitations (5) and (6) equal

$$V_{n, \eta, \lambda}^{(2)} = \prod_{\ell=1}^n F(\eta, \lambda)_\ell, \quad (7)$$

$$F(\eta, \lambda)_\ell = \min(V_{\ell, v, \eta; \lambda_\ell}), \quad \ell = \overline{1, n} \quad (8)$$

$$V_{\ell, v, \eta} = \frac{(v+1)!}{(2\eta_\ell)! (v+1-2\eta_\ell)!}, \quad (9)$$

where η_ℓ - value of number of carouses of units for ℓ OFSN of binary array;

v - length of OFSN, in special case equal $v = n$.

Investigation flows out from here.

Investigation 1. For any set sizes η_ℓ , $\ell = \overline{1, n}$ inequality between the maximal total amount of digits is

executed $\sum_{\ell=1}^n \log_2 V_{v, \eta_\ell}$ on presentation of sequence

of OFSN examined as separate numbers and by the maximal amount of digits $\log_2 V_{n, \eta, \lambda}^{(2)}$, expended on presentation of that sequence of OPSCH, but examined as a cascade structural number

$$\log_2 V_{n, \eta, \lambda}^{(2)} \leq \sum_{\ell=1}^n \log_2 V_{v, \eta_\ell}. \quad (10)$$

Means as a result of forming of cascade number from separate OFSN reduction of amount of digits is provided on their presentation in relation to an initial variant. This condition is executed by virtue of account of situations when

$$C_v \ll V_{v, \eta}.$$

For forming of code-number a cascade structural number must develop the proper process of numeration of possible binary combinations, belongings a great number $\Omega_{n, \eta, \lambda}^{(2)}$.

Determination 3. Cascade structural numeration of information is name the process of calculation of sequence number, which occupies a cascade structural number in a possible great number $\Omega_{n, \eta, \lambda}^{(2)}$. For a binary array $G = \{g_{k\ell}\}$, $k = \overline{1, n}$, $\ell = \overline{1, n}$, $g_{k\ell} \in \{0, 1\}$,

the elements, it is possible to form a code-number $C^{(2)}$, calculated on the basis of expressions:

$$C^{(2)} = \sum_{\ell=1}^n \left(\sum_{k=1}^n g_{k\ell} p_{k\ell} \right) \prod_{\phi=\ell+1}^n F(\eta, \lambda)_\phi; \quad (11)$$

$$g_{0\ell} = 0, \quad \beta_{0\ell} = 2\eta_\ell, \quad \beta_{k\ell} = \beta_{k-1, \ell} - |g_{k-1, \ell} - g_{k\ell}|, \quad (12)$$

where $p_{k\ell}$ - value of gravimetric coefficient of element $g_{k\ell}$ one-dimensional floating structural number;

n - an amount of binary elements is in OPSCH;

$\beta_{k\ell}$ - recurrent parameter, equal to the amount of binary overfalls (transitions between «0» and «1») for a sequence, consisting of $(n-k+1)$ untitled elements.

For forming of cascade code constructions $C_\Psi^{(2)}$ it is required to build arrays, consisting of values of code-numbers C_v separate OFSN and to conduct the selection of dynamic ranges on the lines of array C .

The construction of the second cascade of code constructions is carried out in other words.

Determination 4. The cascade code constructions of OFSN are name a code constructions which are formed as a result of construction of code-numbers for the aggregate of one-dimensional floating structural numbers.

Array C has a next kind:

$$C = \begin{vmatrix} C_{11} & \dots & C_{1\Psi} & \dots & C_{1\Psi} \\ C_{\ell 1} & \dots & C_{\ell\Psi} & \dots & C_{\ell\Psi} \\ C_{n1} & \dots & C_{n\Psi} & \dots & C_{n\Psi} \end{vmatrix}, \quad (13)$$

where $C_{\ell\Psi}$ - code-number of one-dimensional floating structural number, formed on a base ℓ column Ψ of binary array;

Ψ - amount of binary arrays for which formed cascade code constructions.

The process of the cascade structural encoding plugs in itself the followings stages:

1. One-dimensional structural floating numbers are built taking into. In this case $v=n$. It is suggested to utilize $n=8$.

2. The redistribution of official information is conducted depending on values $V_{v, \eta}$ volumes of possible great numbers of OPS of numbers.

3. For arrays the exposure of limits is carried out on dynamic ranges λ_ℓ , which are utilized for the calculation of gravimetric coefficients $F(\eta, \lambda)_\ell$:

$$\lambda_\ell = \max_{1 \leq \psi \leq \Psi} \{C_{\ell\psi}\} + 1, \quad (14)$$

where λ_ℓ - limit on the range of sizes $C_{\ell\psi}$ in ℓ -é to the line.

4. Forming of code-numbers is conducted $C_\psi^{(2)}$ second cascade level, formed for ψ column of array C on the basis of parameters, $\psi = \overline{1, \Psi}$:

$$C_\psi^{(2)} = \sum_{\ell=1}^n \left(\sum_{k=1}^n g_{k\ell}^{(\psi)} p_{k\ell}^{(\psi)} \right) \prod_{\phi=\ell+1}^n F(\eta, \lambda)_\phi; \quad (15)$$

$$g_{0\ell} = 0, \beta_{0\ell} = 2\eta_\ell, \beta_{k\ell} = \beta_{k-1,\ell} - |g_{k-1,\ell} - g_{k\ell}|, \quad (16)$$

where $g_{k\ell}^{(\psi)}$ - ($k; \ell$)-é element ψ of cascade structural number $p_{k\ell}^{(\psi)}$ - gravimetric coefficient of element $g_{k\ell}^{(\psi)}$.

Next investigation follows from the features of forming of cascade code structures.

Investigation 2. Value of code-number $C_\psi^{(2)}$ cascade structural number there will be a less size $V_{n,\eta,\lambda}^{(2)}$,

equal to the total amount of CSN:

$$C_\psi^{(2)} < V_{n,\eta,\lambda}^{(2)} = \prod_{\ell=1}^n F(\eta, \lambda)_\ell. \quad (17)$$

On the basis of the well-proven investigation 2 flows out, that for preset a parameter, λ_ℓ and $\{\eta_1, \dots, \eta_\ell, \dots, \eta_n\}$ by the high bound of amount of digits, taken on presentation of cod-number $C_\psi^{(2)}$ cascade structural number, there is a size $(\log_2 V_{n,\eta,\lambda}^{(2)} + 1)$:
 $\log_2 C_\psi^{(2)} < 1 + \log_2 V_{n,\eta,\lambda}^{(2)}.$ $\quad (18)$

Investigation 3. For the set values of sizes: lengths of OFSN n , vector of limitations $F = \{F(\eta, \lambda)_\ell\}_{\ell=1,n}$ and vector $\{\eta_1, \dots, \eta_\ell, \dots, \eta_n\}$ limits on the number of carouses of units inequality is executed in the binary columns of cascade structural number

$$\log_2 C_\psi^{(2)} \leq \sum_{\ell=1}^n \log_2 C_{\ell\psi} / n, \quad (19)$$

where $\log_2 \bar{C}_\psi^{(2)}$ - middle on an amount n binary columns, entering in CSN, value of amount of digits, expended on presentation of size $C_\psi^{(2)}$:

$$\log_2 \bar{C}_\psi^{(2)} = \frac{\log_2 C_\psi^{(2)}}{n}; \quad (20)$$

$\log_2 \sum_{\ell=1}^n C_{\ell\psi} / n$ - middle amount of digits, expended on presentation of one column, examined as a separate one-dimensional floating structural number.

4. Conclusions

1. It is grounded, that due to presentation of binary array as integral structure as a cascade structural number, satisfying limits on the number of carouses of units and on the dynamic range of code-numbers of OFSN additional reduction of structural surplus is provided.

2. A theorem is well-proven about forming of code-number for a cascade structural number. On the basis of the well-proven theorem a high bound is exposed for amount of digits, taken on presentation of code-number of CSN.

3. It is well-proven that amount of digits on presentation of binary column examined as an element of cascade structural number less than, than amount of digits on presentation of that column, but examined as an one-dimensional floating structural number.

5. References

- [1] Bell T. C. Text compression. Englewood Cliffs, N. J.: Prentice - Hall, 1990.
- [2] Rissanen J.J. Universal coding, information, prediction, and estimation. IEEE Transactions on Information Theory, vol. 30, N 4, pp. 629 – 636, 1984.
- [3] Witten I.C., Neal R.M., Clear J.G. Arithmetic coding for data compression. Communication of the ACM. – 1987, v/30, №6, pp. 520 – 540.
- [4] Баранник В.В., Хаханова А.В. Комбинаторная модель двоичных матриц // Збірник наукових праць. Управління розвитком. - №6. – 2008. – С. 98 – 101.
- [5] Баранник В.В., Юдин А.К. Усеченное представление двоичных данных с ограниченным числом серий в полидиадическом пространстве // Авиационно-космическая техника и технология. - 2006. № 2. С. 87 – 92.

Camera-ready was prepared in Kharkov National University of Radio Electronics
by Dr. Svetlana Chumachenko and Volodymyr Obrizan
Lenin ave, 14, KNURE, Kharkov, 61166, Ukraine

Approved for publication: 20.09.2008. Format 60×841/8.

Relative printer's sheets: . Circulation: 150 copies.

Published by SPD FL Stepanov V.V.
Ukraine, 61168, Kharkov, Ak. Pavlova st., 311

Матеріали симпозіуму «Схід-Захід Проектування та Діагностування – 2008»
Макет підготовлено у Харківському національному університеті радіоелектроніки
Редактори: Світлана Чумаченко та Володимир Обрізан
Пр. Леніна, 14, ХНУРЕ, Харків, 61166, Україна

Підписано до публікації: 20.09.2008. Формат 60×84¹/₈.
Умов. друк. арк. . Тираж: 150 прим.
Видано: СПД ФЛ Степанов В.В.
Вул. Ак. Павлова, 311, Харків, 61168, Україна