

THREE APPROACHES FOR ORGAIZATION OF CONTROL UNITS FOR EMC

Titarenko L.A., Barkalov A.A.

Institute of Metrology, Electronics and Computer Science,
University of Zielona Gora, Poland

E-mail: {l.titarenko, a.barkalov}@imei.uz.zgora.pl

Abstract

Three new approaches are analysed targeting at implementing FPGA-based circuits of control units. Each of them leads to a unique architecture of a control unit. Depending on characteristics of a control unit, one of these approaches provides minimum hardware consumption. The methods target control blocks for electromagnetic compatibility of radiotechnical devices.

1. Introduction

Providing the electromagnetic compatibility for different radiotechnical devices is one of very important problems connected with FPGA-based design. This problem arises, for example, during the design of sophisticated embedded systems [1]. To solve this problem, various sequential blocks should be used. These blocks can be represented using the model of Mealy finite state machine (FSM) [2]. If circuits of these blocks are implemented using look-up table (LUT) elements, then a problem of hardware reduction arises [3, 4]. To optimize the FSM characteristics, various methods of state assignment can be used. Three new methods are analysed in this paper.

2. The essence of a problem

To implement an FSM circuit, it is necessary to construct two systems of Boolean functions (SBFs) [5]. Functions of both SBFs depend on FSM inputs $x_l \in X$ and state variables $T_r \in T$. These SBFs represent input memory functions (IMFs) $D_r \in D$ and FSM outputs $y_n \in Y$ [5]. As a rule, an FSM has L inputs, N outputs, R state variables and IMFs. These SBFs are represented by sum-of-products having product terms with up to $L + R$ literals.

The peculiarity of LUT is a very small number of inputs, S_L [5]. For a majority of practical FSMs, the following relation holds:

$$L + R \gg S_L. \quad (1)$$

If (1) takes place, then various methods of functional decomposition [2] should be used. They lead to multi-level LUT-based FSM circuits having complicated systems of spaghetti-type interconnections [1].

As a rule, three main characteristics are used to estimate the quality of an FSM circuit. They are [6]: the LUT count, the maximum operating frequency, and the power consumption. To improve these characteristics, it is necessary to diminish the numbers of LUTs and their levels of FSM circuits.

3. Main idea of proposed state assignment methods

In this article, we propose to solve this problem using methods of state assignment based on finding some partition $\Pi_A = \{A^1, \dots, A^K\}$ of the set of states $A = \{a_1, \dots, a_M\}$. This partition should include a minimum possible number of classes. The following condition should be satisfied for each class of Π_A :

$$R_k + L_k \leq S_L. \quad (2)$$

In (2), the symbol R_k stands for the number of state variables encoding the states $a_m \in A^k$, the symbol L_k stands for the number of FSM inputs determining transitions from the states $a_m \in A^k$.

In this case, an FSM circuit includes special blocks implementing the systems of partial functions

$$D^k = D^k(T^k, X^k); \quad (3)$$

$$Y^k = Y^k(T^k, X^k). \quad (4)$$

To implement systems (3)-(4), special blocks **LUTer k** ($k \in \{1, \dots, K\}$) are introduced into an FSM circuit. Next, some block **LUTer F** implements the sum-of-products of functions $D_r \in D$ and $y_n \in Y$.

In this case, FSM states are represented by extended state codes (ESCs). Each ESC $K(a_m)$ is a concatenation of partial codes $C^1(a_m), \dots, C^K(a_m)$. As a result, there are $R_1 + R_2 + \dots + R_K = R_C$ bits in the ESC.

Three different approaches can be used for generating ESCs. Each of them results in the different architecture of an FSM structural diagram. Also, each approach produces FSM circuits with different values of LUT counts and operating frequencies.

In the first case, they are generated by a special block **LUTer T** . To implement this block, it is necessary to use additional LUTs and programmable interconnections. The block adds some delay in the resulting FSM performance (it reduces the value of the maximum operating frequency).

In the second case, the ESCs are generated by the LUTs from the second logic level. Due to it, there is no an additional block **LUTer T** . But in this case, it is necessary R_C flip-flops to keep the state variables. This increases the requirements for the synchronization tree. In turn, this increases the power consumption.

In the third case, the same state variables are used for encoding states insides each class $A^k \in \Pi_A$. To distinguish the classes $A^k \in \Pi_A$, they should be encoded by special class codes. Now, a state code is a concatenation of two codes. This approach provides the minimum total number of state variables. But it leads to increasing electrical requirements for sources of state variables.

4. Conclusion

Three different methods of FSM logic circuit organization are discussed in this paper. All of them are based on using extended state codes for state assignment in LUT-based Mealy FSMs. In the first case (case 1), a special logic block transforms traditional state codes [5, 6] into ESCs. This block consumes some resources of an FPGA chip. Also, it increases the FSM operation cycle. In the second case (case 2), there is no additional block; the extended state codes are produced in parallel with output functions. This accelerates the FSM operation, but requires a lot of flip-flops. In turn, it leads to increasing the power consumption. In the third case (case 3), all classes use the same state variables for encoding the states for all classes. It is possible, if the classes have their own codes.

Our research [2] shows that the final FSM circuit characteristics depend on the relation between some characteristics of FSM ($L + R = S_F$) and the number of LUT inputs, S_L . If $S_F \leq 2S_L$, then using the case 1 leads to the best FSM circuit characteristics. If $S_F \leq 4S_L$, then using the case 2 leads to FSM circuits with the best characteristics. If $S_F > 4S_L$, then it makes sense to use the case 3.

Our analysis helps to choose the best approach for the state assignment. This approach can be used in the LUT-based optimization of various sequential devices providing electromagnetic compatibility in telecommunications.

References:

1. A.Barkalov, L.Titarenko, M.Mazurkiewicz. Foundations of embedded systems. – Berlin: Springer, 2019.
2. Barkalov A. , Titarenko L.A., Krzywicki K., Structural Decomposition in FSM Design: Roots, Evolution, Current State – A Review . - Electronics 2021, 10, 1174. <https://doi.org/10.3390/electronics10101174>. – pp. 1 – 44.
3. Intel (Altera) FPGAs http://www.altera.com/products/devices/common/dev-family_overview.html.
4. Xilinx FPGAs http://www.xilinx.com/products/silicon_solutions/fpgas/index.htm.
5. Kubica M., Opara A., Kania D. Technology mapping for LUT-based FPGA. – Berlin: Springer, 2021. – 208 pp.
6. Baranov S. From Algorithm to Digital System: HSL and RTL tool Sinthagate in Digital System Design. – Amazon, 2020. - 76 pp.