# MINISTRY OF EDUCATION AND SCIENCE OF UKRAINE KHARKOV NATIONAL UNIVERSITY OF RADIOELECTRONICS

ISBN 966-659-088-3

# Proceedings of East-West Design & Test Workshop (EWDTW'04)

Yalta, Alushta, Crimea, Ukraine, September 23 – 26, 2004

© Kharkov National University of Radioelectronics. 2004





EWDTW'2004

# CONTENTS

EDUARDAS BAREISA, VACIUS JUSAS, KESTUTIS MOTIEJUNAS, RIMANTAS SEINAUSKAS. THE TESTING APPROACH FOR FPGALOGIC CELLS	8
T. TONNISSON, L. KUUSIK. DATA ACQUISITION MODULE FOR OPTICAL TELECOMMUNICATION TEST INSTRUMENT	15
H.J. KADIM. CONDITIONAL ASSERTION OF EVENTS WITH APPLICATIONS TO VERIFICATION OF SOC	17
TOMASZ GARBOLINO, ANDRZEJ HLAWICZKA, ADAM KRISTOF. ANEW IDEA OF TEST-PER-CLOCK INTERCONNECT BIST STRUCTURE	23
M. BRIK, J. RAIK, R. UBAR, E. IVASK. GA-BASED TEST GENERATION FOR SEQUENTIAL CIRCUITS	30
JAAN RAIK, PEETER ELLERVEE, VALENTIN TIHHOMIROV, RAIMUND UBAR. FAST FAULT EMULATION FOR SYNCHRONOUS SEQUENTIAL CIRCUITS	35
ELENA FOMINA, ALEXANDER SUDNITSON. INFORMATION RELATIONSHIPS FOR DECOMPOSITION OF FINITE STATE MACHINE	41
JACEK WYTRÊBOWICZ. AGENTIS VALIDATION – A CASE STUDY	48
GENNADIY KRIVULYA, ALEXANDR SHKIL, YEVGENIYA SYREVITCH, OLGAANTIPENKO. VERIFICATION TESTS GENERATION FEATURES FOR MICROPROCESSOR- BASED STRUCTURES	57
SHALYTO A.A., NAUMOV L.A. NEW INITIATIVE IN PROGRAMMING FOUNDATION FOR OPEN PROJECT DOCUMENTATION	64
ROMANKEVYCH A., ROMANKEVYCH V., KONONOVA A. SOME CHARACTERISTICS OF FTCS MODELS' BEHAVIOR (IN THE FLOW OF FAULTS)	69
BOICHENKO Y.P., ZAYCHENKO A.N. IMPLEMENTATION EXPERIENCE OF DSP APPLICATIONS USING FPGA ARCHITECTURE. RESEARCH OF PRACTICAL METHODS FOR IMPROVING LOGIC STRUCTURES.	70
DROZD A., SITNIKOV V. AN ON-LINE TESTING METHOD FOR A DIGIT BY DIGIT PIPELINE MULTIPLIER WITH TRUNCATED CALCULATIONS	
SAPOSHNIKOV V., SAPOSHNIKOV VL., MOROZOV A, OSADTCHI G., GÖSSEL M. DESIGN OF TOTALLY SELF-CHECKING COMBINATIONAL CIRCUITS BY USE OF COMPLEMENTARY CIRCUITS	
V. ZAGURSKY, A. RIEKSTINCH. BIST FOR HIGH SPEED ADC	88
V. ZAGURSKY. I.ZARUMBA, A.RIEKSTINCH. A STATISTICAL METHOD FOR ANALOG-DIGITAL SYSTEM TESTING IN TIME AND SPECTRAL DOMAIN	92
A. CITAVICIUS, M. KNYVA. MEASUREMENT INSTRUMENTS SOFTWARE REQUIREMENTS	97
THOMAS KOTTKE, ANDREAS STEININGER A DUAL CORE ARCHITECTURE WITH ERROR CONTAINMENT	102
ORESTA BANDYRSKA, MARTA TALAN, VOLODYMYR RIZNYK. APPLICATIONS OF THE PERFECT COMBINATORIAL SEQUENCES FOR INNOVATIVE DESIGN AND TEST	109
BAZYLEVYCH R.P., PODOLSKYY I.V. INVESTIGATION OF PARTITIONING OPTIMIZATION BY THE OPTIMAL CIRCUIT REDUCTION METHOD	113
VOLODYMYR G. SKOBELEV. NON-STATIONARY SECRET LOCK: MODEL AND CHECKING	117

EWDTW'2004 5

PATTERN GENERATION FOR DIGITAL SYSTEMS AT DIFFERENT PRESENTATION	100
LEVELS.	123
A. MATROSOVA, S. OSTANIN , A. VORONOV. DESIGNING FPGA-BASED SELF-TESTING CHECKERS FOR ARBITRARY NUMBER OF UNORDERED CODEWORDS	130
SHARSHUNOV S.G., BELKIN V.V. FUNCTIONAL TESTING OF MICROPROCESSORS. CASE STUDY	135
SAMOILOV V.G., SPERANSKIY D.V., KUPRIYANOVA L.V. DIAGNOSTIC PROBLEM FOR LINEAR AUTOMATA IN INTERVAL STATEMENT	142
EVGENY V.GALICHEV, SERGEY A.KOLOMIETS, VLADIMIR LANTSOV. ARCHITECTURE OF FPGA PROGRAMMING FOR PROTOTYPING TASKS	149
M. SKVORTSOV, M. SERINA, S. MOSIN. AUTOMATED TESTING OF SOFTWARE SYSTEMS	150
S.À. KOLOMIETS, I.À. KOLOMIETS, V.N. LANTSOV. DESIGN OF ADPCM-CODEC ON FPGA BASIS	152
KONSTANTIN KULIKOV. IP CORES USING FOR CREATION COMPLEX SYSTEM ON A CHIP	155
MICHAELA. TROFIMOV. THE SUBSYSTEM FOR AUTOMATING OF MODEL GENERATION ON VHDL-AMS	157
I. A. KOLOMIETS, E. B. KOBLOV, K.V. KULIKOV. RESEARCH OF THE SPEECH SIGNAL PREDICTOR.	159
N. KASCHEEV, Y. RYABKOV, S. DANILOV. TEST GENERATION FOR SYNCHRONOUS DIGITAL CIRCUITS BASED ON CONTINUOUS APPROACH TO CIRCUIT MODELING	161
B. SOKOL, I. MROZEK, V. N. YARMOLIK. TRANSPARENT MARCH TESTS TO EFFECTIVE PATTERN SENSITIVE FAULTS DETECTION	166
A.A. USHAKOV, V. S. KHARCHENKO . V.V. TARASENKO. METHODS OF MODELING AND ERROR-TOLERANT DESIGN OF DEPENDABLE EMBEDDED SOPC/FPGA-DECISIONS BY USE OF MULTIVERSION TECHNOLOGIES	172
A.A. BARKALOV, I.J. ZELENYOVA. RESEARCH OF MULTI-LEVEL STRUCTURE OF THE CONTROL UNIT IN THE BASIS OF PLD	179
E. BUSLOWSKA, V. N. YARMOLIK. TWO-DIMENSIONAL COMPACTION TECHNIQUES FOR RAM BIST	183
ROMAN KVETNY, VLADIMIR LYSOGOR, ALEKSEY BOYKO. INTERVAL MODELLING OF COMPLEX SYSTEMS	189
BARKALOV A.A., BUKOWIEC A.F., KOVALYOV S.A. SYNTHESIS OF MEALY FSM WITH MULTIPLE ENCODING OF INTERNAL STATES.	193
DOROFEEVA M.U., PETRENKO A.F., VETROVA M.V., YEVTUSHENKO N.V. ADAPTIVE TEST GENERATION FROM A NONDETERMINISTIC FSM	197
LADYZHENSKY Y.V., POPOFF Y.V. A PROGRAM SYSTEM FOR DISTRIBUTED EVENT-DRIVEN LOGIC SIMULATION OF VHDL-DESIGNS	203
O. NEMCHENKO, G. KRIVOULYA. USE OF PARALLELISM IN FINITE STATE MACHINES. MATHEMATICAL LEVEL	210
VOLODYMYR NEMCHENKO. NETWORK SAFETY. PROBLEMS AND PERSPECTIVES	214
KOLPAKOV I.A., RYABTSEV V.G. OPERATIONS OF TRANSFORMATION OF VECTORS INFLUENCES COORDINATES AT DIAGNOSING MODERN DIGITAL SYSTEMS	217

6 EWDTW'2004

RYABTSEV V.G., KUDLAENKO V.M., MOVCHAN Y.V. METHOD OF AN ESTIMATION DIAGNOSTIC PROPERTIES OF THE TESTS FAMILY MARCH	220
MIKHAIL ALEXANDROVICH LODIGIN. THE NEW OPERATIONAL MODE FOR DIGITAL OSCILLOSCOPES	225
T.V. GLADKIKH, S. YU. LEONOV. K-VALUE DIFFERENTIAL CALCULUS CAD	227
S.A. ZAYCHENKO,A.N. PARFENTIY, E.A. KAMENUKA, H. KTIAMAN. SET OPERATION SPEED-UP OF FAULT SIMULATION	231
VOLKER HW. MEYER, AJOY K. PALIT, WALTER ANHEIER. EVALUATION OF SIGNAL INTEGRITY TESTS BASED ON TRANSITION DELAY FAULT TEST PATTERN	238
V. A. TVERDOKHLEBOV. THE GENERAL FEATURES OF GEOMETRICAL IMAGES OF FINITE STATE MACHINES	243
CHUMACHENKO S.V., GOWHER MALIK, KHAWAR PARVEZ. REPRODUCING KERNEL HILBERT SPACE METHODS FOR CAD TOOLS	247
BONDARENKO M.F., DUDAR Z.V. ABOUT 'SIMILAR-TO-BRAIN' COMPUTERS	251
CHIKINA V.A., SHABANO V-KUSHNARENKO S.Y. ABOUT MODIFIED CATEGORIES	257
M. KAMINSKAYA, O.V. MELNIKOVA, SAMI ULAH KHAN, W. GHRIBI. IMPROVING TEST QUALITY BY APPLYING BOUNDARY SCAN TECHNOLOGY	263
S. HYDUKE, A.A. YEGOROV, O.A. GUZ, I.V. HAHANOVA. CO-DESIGN TECHNOLOGY OF SOC BASED ON ACTIVE-HDL 6.2	269
KAUSHIK ROY. DESIGN OF NANOMETER SCALE CMOS CIRCUITS	273
V.I. HAHANOV, V.I. OBRIZAN, A.V. KIYASZHENKO, I.A. POBEZHENKO. NEW FEATURES OF DEDUCTIVE FAULT SIMULATION	274
LANDRAULT CHRISTIAN. MEMORY TESTING	281
SAMVEL SHOUKOURIAN, YERVANT ZORIAN. EMBEDDED-MEMORY TEST AND REPAIR: INFRASTRUCTURE IP FOR SOC DEBUG AND YIELD OPTIMIZATION	282
A.V. BABICH, I.N. CHUGUROV, YE. GRANKOVA, K.V. KOLESNIKOV. PLANNING OF PASSIVE EXPERIMENT FOR EXPLICIT FAULTS AND BOTTLENECKS LOCATION	288
BENGT MAGNHAGEN. ELECTRICAL TEST IS NOT ENOUGH FOR QUALITY	289

EWDTW'2004 7

# USE OF PARALLELISM IN FINITE STATE MACHINES. MATHEMATICAL LEVEL

## O. NEMCHENKO, G. KRIVOULYA

Kharkiv National University of Radio Electronics tel.: +38 (057) 70-21-326, e-mail: avn@nemchenko.net

**Abstract.** The method of the description of parallel systems using finite state machines is examined. The mathematical model proposed in this article can use both for the description and for synthesis of synchronous and asynchronous parallel systems with usage of abstractions of parallel programming: threads, processes, flags, mutexes, semaphores and complex synchronizations.

**Keywords:** Parallelism, FSM, thread, process, asynchronous automation

### Introduction

One of methods of computing systems productivity rising is usage of parallelism in operation. Exists two ways of parallel data processing: strictly parallelism and command pipe [1]. The command pipe is present at personal computers, parallel processing is present, as a rule, inspecialized computing systems - on parallel computers.

Parallel computer architectures strongly differ one from each other. In There is a problem of code portability - the program fulfilled effectively on one system, practically does not use resources on another. In other words, there is weak program portability and the compiled code for parallel computers.

Parallelism can be created on the basis of several computing units. Such system becomes complicated over availability of such units, commutative equipment and interconnection interfaces. It is much better to create the parallel arrangement in one chip with the required architecture. In this case the programmable logic CPLD, FPGA, can be used.

In this article the mathematical model of a parallel finite state machine (FSM) digital automaton is discussed which can be used for the description of parallel algorithms and for its synthesis.

# Mathematical level of the description of parallel FSM

For a parallel FSM at the same time several states can be active. Therefore, in a context parallel FSM it is necessary to consider *the set* of active states.

The sequential FSM is described by the formula

$$S_{\parallel} = \{A, X, Y, \delta, \lambda, a_1\}$$

where  $A = \{a_1, a_2, ..., a_n\}$  is the set of states,  $X = \{x_1, x_2, ..., x_m\}$  – set of input signals,  $Y = \{y_1, y_2, ..., y_k\}$  – set of output signals,  $\delta(a(t-1), X(t))$  – the function of transitions,  $\lambda(a(t-1), X(t))$  – the function of outputs. The parallel FSM may be described as follows:

$$S_{\parallel} = \begin{cases} A = \{a_{1}, a_{2}, ..., a_{n}\}; \\ X = \{x_{1}, x_{2}, ..., x_{k}\}; \\ Y = \{y_{1}, y_{2}, ..., y_{1}\}; \\ A(0) \subseteq A; \\ A(t) = \delta(A(t-1), X(t)); \\ Y(t) = \lambda(A(t-1), X(t)); \end{cases}$$
(1)

First three equations are similar to the sequential FSM.

The fourth formula defines set of active states for an initial instant. This set can consist one or several states.

The fifth formula determines the function of transitions which receives set of active states and inputs. The answer will be set of active states for the following instant.

The sixth formula determines outputs. It depends on set of active states and inputs.

The Mile and Moore FSM differs by a rule of definition of output set. It also is applicable for parallel FSM:  $Y(t) = \lambda(A(t-1), X(t))$  for a parallel Mile FSM and  $Y(t) = \lambda(A(t))$  for Moore FSM.

In (1) system the set of active states in initial instant A (0) can coincide with set of all states A. For sequential FSM coincidence of these sets means that the FSM stays in the same state. For parallel FSM incidence of these sets means, that in an initial instant all states are active simultaneously. But in the following moment some from them can cease to be active.

T10 EWDTW'T004

It is enough (1) system for the description of operation of synchronous parallel FSM. Threads, processes, flags, synchronization, mutexes and semaphores [3] can be applied to the description of parallel FSM.

The thread is a set of sequential operations. There is no parallelism inside one thread. Actually, it is sequential FSM. The process in operating systems is set of parallel streams which are closely interconnected. The flag is some logical condition, a Boolean variable. This variable can be set in one place, and to be used in another. Mutex and semaphore is more complex variant of a flag. In fact, the mutex or semaphore is the flag that is used in several threads and processes.

System (1) allows to realize all these concepts. But the mathematical description will be very bulky. It is possible to use flow-chart for the description parallel FSM or parallel algorithms. Usage of parallel flow-char considerably simplifies the description of complex algorithms and allows to describe algorithms for real systems. So, the description with using a set of equations represents a mathematical level, and usage of parallel flow-chart with processes, streams, flags and others is called *a logic level*. In this article the mathematical level is discussed.

# Synchronous and asynchronous parallel FSM

Fig. 1a shows the operation of sequential FSM. It is clear, that the time mode of sequential FSM operation is determined by two input signals - a signal of reset and synchropulse clk. By a reset signal the FSM passes in an initial state. Then on clock ticks of synchropulse it changes the state under effect of input signals and forms output signals.

Parallel FSM works similarly but the difference is that in some given instant can be active several states at the same time.

As shown on fig. 1b, state can not generate new state, generate only one or several new states. Also several states can generate one.

Fig. 1b shows that states changes simultaneously ("simultaneity" is abstraction of automatic time). But it is possible the time mode shown on fig. 2.

The Fig. 1b shows the synchronous parallel FSM, fig. 2 shows asynchronous parallel FSM. The concept of "synchronism" for parallel FSM

differs from the same concept for sequential FSM [2]. As it is shown on fig. 2 asynchronous parallel FSM decomposes on several separate parallel FSMs width different time modes. They have common inputs X and common outputs Y. Also they can influence each other (for example, state a1 has generated state a4).




Fig. 1. Synchronous FSM: a – sequential, b – parallel

System (1) determines synchronous parallel FSM, however it cannot determine asynchronous parallel FSM. It is obvious, that it is necessary to extend it. For this purpose it is necessary to consider some concepts.

The thread is one sequence of states inside which there is no parallelism. Branching and loops are possible inside. Any sequential FSM is thread. Therefore, definition of sequential FSM determines one thread, and fig. 1à illustrates its operation mode.

The process is a set of parallel threads that have common time mode. Actually, system (1) determines one process, and fig. 1á illustrates it.

EWDTW'T004

The parallel FSM is a set of processes that may have common (synchronous parallel FSM) or different (asynchronous parallel FSM) time mode. The example of such FSM is shown on fig. 2.




Fig. 2. Asynchronous parallel FSM

The synchronizer is a rule of operation for several processes – the beginning of operation, the end and its suspend.

The flag is a condition of transitions. The flag is determined by a set of active states.

Let determine synchronous and asynchronous mathematical model for parallel FSM using new concepts.

The model of thread coincides with a model of sequential FSM:

$$Th = S_{|} = \begin{cases} A = \{a_{1}, a_{2}, ..., a_{n}\}; \\ X = \{x_{1}, x_{2}, ..., x_{k}\}; \\ Y = \{y_{1}, y_{2}, ..., y_{1}\}; \\ a_{0} \in A; \\ a(t) = \delta(a(t-1), X(t)); \\ Y(t) = \lambda(a(t-1), X(t)); \end{cases}$$
(2)

The thread is determined by set of states, inputs and outputs; *one* initial state, the function of transitions having as arguments *one* current state and inputs returning *one* following state; the function of outputs with *one* current state and inputs.

The process comprises one or several threads with the same time mode. Therefore, the time mode should be determined in a mathematical model:

$$P = \begin{cases} A = \{a_{1}, a_{2}, ..., a_{n}\}; \\ X = \{x_{1}, x_{2}, ..., x_{k}\}; \\ Y = \{y_{1}, y_{2}, ..., y_{l}\}; \\ A(0) \subseteq A; \\ A(t) = \delta(A(t-1), X(t)); \\ Y(t) = \lambda(A(t-1), X(t)); \\ CLK = 0 \rightarrow 1 \\ t \rightarrow t+1; \\ RESET = 1 \\ t \rightarrow 0; \end{cases}$$
(3)

In system (3) the seventh string shows, that after rising edge of synchropulse CLK the time of the given process increases. The eighth string illustrates the fact, that at setting of a reset signal RESET the given process passes in the initial state. Both these strings determine the function of automatic time Ft (CLK, RESET).

Inputs are the set of input signals *X*, synchropulse *CLK* and a reset signal *RESET*.

In system (3) threads are determined implicitly through the set of states and functions of transitions. Rules of their beginning, stopping and suspending – synchronizers - are defined by the function of transitions. However threads can be specified explicitly:

$$P = \begin{cases} Th = \{Th_1, Th_2, ..., Th_m\}; \\ S = \{\sigma_1, \sigma_2, ..., \sigma_p\}; \\ CLK = 0 \rightarrow 1 \\ t \rightarrow t + 1; \\ RESET = 1 \\ t \rightarrow 0; \end{cases}$$

$$(4)$$

In system (4) synchronizers are determined by the set *S*. Synchronizers from this set are used in functions of transitions in threads.

Flags can be used at interaction of threads and processes. A flag is a Boolean function arguments of which are facts of activity of some states. Flags can be used for clocking various streams.

Parallel FSM can include one process or more. Some input / output signals and flags can be used for inerprocess communication.

The following system is enough for the description of parallel FSM:

T1T EWDTW'<sub>T</sub>004

$$S_{\parallel} = \begin{cases} X = \{x_1, x_2, ..., x_k\}; \\ Y = \{y_1, y_2, ..., y_1\}; \\ P = \{P_1, P_2, ..., P_p\}; \end{cases}$$
(5)

Inputs and outputs and the set of processes are described in system (5). Each process is described by system (3) or by systems (4) and (2).

So, parallel FSM is described by the following three:

$$S_{\parallel} = \{X, Y, P\}, \tag{6}$$

X is input set, Y is output set, P is a set of processes. Each process is set by seven units:

$$P = \{A, X, Y, A_0, \delta, \lambda, Ft\}, \tag{7}$$

A is a set of state, X is input set, Y is output set,  $A_0$  is a set of initial states,  $\delta(A(t-1), X(t))$  is the function of transitions,  $\lambda(A(t-1), X(t))$  is the function of outputs, Ft(CLK, RESET) is the function of automatic time.

The process also can be set by three units:

$$P = \{Th, S, Ft\}, \tag{8}$$

S(A(t-1), X(t)) is a set of Boolean functions of synchronizers, Th is a set of threads specified as follows:

$$Th = \{A, X, Y, a_0, \delta, \lambda\}. \tag{9}$$

For the Moore parallel FSM the outputs function depends on only state.

### Not-deterministic automation

At the definition of sequential FSM it is necessary to consider the condition of an uniqueness: from the same state can exist no more than one transition with the same entry conditions. Violation of this condition generates not-deterministic automation (NDA).

It is possible to construct the parallel system on NDA basis. The article [4] describes the mathematical apparatus connected with formal representation of parallel operating algorithms as a model of NDA on the base of recurrent canonical equations system that describes all

private events realized in the control system. Thus the term "non-deterministic" suggests as about something random, however there is nothing random in NDA [4]. The language of the description and synthesis of parallel algorithms is created.

Parallel FSM is other approach to the description and synthesis of parallel algorithms. However it can be also considered as a special case of NDA. From the mathematical point of view parallel FSM can be considered as a set of several sequential FSM for which the current state is used as an input / output signal. So, the process of synthesis for parallel FSM is decomposed to synthesis of several sequential interconnected FSM. It allows to use existing methods of states minimisation, coding and synthesis algorithms.

### Conclusion

In the article the mathematical model of a parallel FSM has been considered. The model allows to describe and then to synthesise parallel algorithm. Conceptions used at parallel programming were used for the description and synthesis of parallel algorithms.

Parallel FSM can be applied for solution of various tasks. A good example of synchronous parallel FSM usage is control system where it is necessary to carry out a lot of mathematical calculations. Asynchronous parallel FSM can be applied in the cases when it is necessary to realize the system where some units work in different time modes. In particular, there are various systems where the data is read from several sensors. The sensors can use different protocols for operation and the different time mode.

References: 1. Voevodin V., Voevodin. Vl. Parallel calculations // BHV Petersburg, 2002. 2. Glushkov V. Digital automation synthesis // Physmathgis, 1962. 3. Williams Al. Windows 2000 Systems Programming. Black Book", The Coriolis Group, 2000. 4. Vashkevich N., Vashkevich S. Nod-deterministic automation and their usage for control systems synthesis. Part 1. Equivalent conversions of non-deterministic automation // Penza: Publishing house, 1996.

EWDTW'T004

# ELECTRICAL TEST IS NOT ENOUGH FOR QUALITY

BENGT MAGNHAGEN

JONKOPINGUNIVERSITY, SWEDEN

bengt.magnhagen@ing.hj.se

Electrical test means Functional Test (FT), In Circuit Test (ICT) or Boundary Scan Test (BST) or even a combination of these technologies. However, with modern technology, like SMD (Surface Mounted Devices) technology, BGA (Ball Grid Array) components and extremely small component dimensions, electrical test alone does not meet the quality requierments.

Electrical test can not identify bad soldering and bad alignment of components, as examples. Missing decoupling capacitors and so on can not be detected because of it is hard to get physical access for testprobes. Do not forget that digital designs contains a lot of analogue devices!

The tutorial will discuss today test technology with equipment for ICT and BST as well as its pros and cons. And as the addition of this, Inspection. Inspection has traditonally been performed manually but this is not realistic today with board crowded by components. Today Inspection is performed by machine vision. Optical technique named Automated Optical Inspection (AOI) and more advanced X-ray inspection (AXI). AOI and AXI is not the future, it is here today.

EMC/EMI is also a growing challenge and some new ideas will be discussed how to test for these phenomenas.

Підписано до дру\*у 9.09.т004. Формат  $60*84^{1}/_{s}$ .

Умов. дру\*. ар\*. ууи4. Облі\*.-вид. ар\*. у0и0. Зам. № т-875. Тираж №0 прим. Віддру\*овано в навчальнофнау\*овому видавничофполіграфічному центрі ХНУРЕ. 6№6иХар\*івипросп. Ленінаи№.

EWDTW'<sub>T</sub>004