KHARKOV NATIONAL UNIVERSITY OF RADIOELECTRONICS

Proceedings of IEEE East-West Design & Test Symposium (EWDTS'09)

Copyright © 2009 by The Institute of Electrical and Electronics Engineers, Inc.

SPONSORED BY

IEEE Computer Society Test Technology Technical Council









Moscow, Russia, September 18 – 21, 2009

IEEE EAST-WEST DESIGN AND TEST SYMPOSIUM 2009 ORGANISING COMMITTEE

General Chairs

V. Hahanov - Ukraine

Y. Zorian - USA

General Vice-Chairs

D. Bikov - Russia

R. Ubar - Estonia

Program Chairs

S. Shoukourian – Armenia

D. Speranskiy – Russia

Program Vice-Chairs

M. Renovell - France

Z. Navabi – Iran

Steering Committee

M. Bondarenko – Ukraine

V. Hahanov - Ukraine

R. Ubar - Estonia

Y. Zorian – USA

Publicity Chairs

R.Ubar - Estonia

S. Mosin - Russia

Program Committee

E. Evdokimov – Ukraine

A. Chaterjee – USA

E. Gramatova – Slovakia

S. Hellebrand - Germany

A. Ivanov - Canada

M. Karavay - Russia

V. Kharchenko – Ukraine

K. Kuchukjan – Armenia

A. Matrosova - Russia

V. Melikyan - Armenia

O. Novak - Czech Republic

A. Orailoglu – USA

Z. Peng – Sweden

A. Petrenko – Ukraine

P. Prinetto - Italy

J. Raik - Estonia

A. Romankevich – Ukraine

A. Ryjov – Russia

R. Seinauskas – Lithuania

S. Sharshunov - Russia

A. Singh – USA

J. Skobtsov - Ukraine

A. Stempkovsky – Russia

V. Tverdokhlebov - Russia

V. Vardanian - Armenia

V. Yarmolik - Byelorussia

E. J. Aas - Norway

J. Abraham – USA

M. Adamski – Poland

A . Barkalov – Poland

R. Bazylevych – Ukraine

V. Djigan – Russia

A. Drozd – Ukraine

W. Kuzmicz - Poland

Organizing Committee

S. Chumachenko – Ukraine

N. Kulbakova - Ukraine

V. Obrizan - Ukraine

A. Kamkin - Russia

K.Petrosvanz - Russia

A.Sokolov - Russia

Y.Gubenko - Russia

M.Chupilko – Russia

E. Litvinova – Ukraine

O. Guz - Ukraine

G. Markosyan – Armenia

EWDTS CONTACT INFORMATION

Prof. Vladimir Hahanov Design Automation Department Kharkov National University of Radio Electronics, 14 Lenin ave, Kharkov, 61166, Ukraine.

Tel.: +380 (57)-702-13-26

E-mail: hahanov@kture.kharkov.ua Web: www.ewdtest.com/conf/

7th IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS 2009)

Moscow, Russia, September 18-21, 2009

The main target of the IEEE East-West Design & Test Symposium (EWDTS) is to exchange experiences between scientists and technologies of Eastern and Western Europe, as well as North America and other parts of the world, in the field of design, design automation and test of electronic circuits and systems. The symposium is typically held in countries around the Black Sea, the Baltic Sea and Central Asia region. We cordially invite you to participate and submit your contribution(s) to EWDTS'09 which covers (but is not limited to) the following topics:

- Analog, Mixed-Signal and RF Test
- Analysis and Optimization
- ATPG and High-Level Test
- Built-In Self Test
- Debug and Diagnosis
- Defect/Fault Tolerance and Reliability
- Design for Testability
- Design Verification and Validation
- EDA Tools for Design and Test
- Embedded Software Performance
- Failure Analysis, Defect and Fault
- FPGA Test
- HDL in test and test languages
- High-level Synthesis
- High-Performance Networks and Systems on a
- Low-power Design
- Memory and Processor Test
- Modeling & Fault Simulation
- Network-on-Chip Design & Test
- Modeling and Synthesis of Embedded Systems
- Object-Oriented System Specification and Design

- On-Line Testing
- Power Issues in Design & Test
- Real Time Embedded Systems
- Reliability of Digital Systems
- Scan-Based Techniques
- Self-Repair and Reconfigurable Architectures
- System Level Modeling, Simulation & Test Generation
- System-in-Package and 3D Design & Test
- Using UML for Embedded System Specification
- CAD and EDA Tools, Methods and Algorithms
- Design and Process Engineering
- Logic, Schematic and System Synthesis
- Place and Route
- Thermal, Timing and Electrostatic Analysis of SoCs and Systems on Board
- Wireless and RFID Systems Synthesis
- Digital Satellite Television
- Signal and Information Processing in RF and Communication

The symposium is organized by Kharkov National University of Radio Electronics, in cooperation with Tallinn University of Technology, Institute for System Programming of RAS, and Moscow Institute of Electronics and Mathematics. It is sponsored by the IEEE Computer Society Test Technology Technical Council (TTTC) and financially supported by Cadence, JTAG Technologies, Kaspersky Lab, Synopsys, Mentor Graphics, Tallinn Technical University, Donetsk Institute of Road Transport, Moscow Institute of Electronics and Mathematics, Virage Logic, Echostar, Aldec, Teprocomp, DataArt Lab.



















CONTENTS

Simulation-based Verification with APRICOT Framework using High-Level Decision Diagrams Maksim Jenihhin, Jaan Raik, Anton Chepurov, Raimund Ubar13
Fault-Detection Capability Analysis of a Hardware-Scheduler IP-Core in Electromagnetic Interference Environment J. Tarrillo, L. Bolzani, F. Vargas, E. Gatti, F. Hernandez, L. Fraigi17
Hardware Reduction in FPGA-Based Compositional Microprogram Control Units Barkalov A.A., Titarenko L.A., Miroshkin A.N
Optimization of Control Units with Code Sharing Alexander A. Barkalov, Larisa A. Titarenko, Alexander S. Lavrik27
SAT-Based Group Method for Verification of Logical Descriptions with Functional Indeterminacy Liudmila Cheremisinova, Dmitry Novikov31
MicroTESK: Automation of Test Program Generation for Microprocessors Alexander Kamkin35
Verification Methodology Based on Algorithmic State Machines and Cycle-Accurate Contract Specifications Sergey Frenkel and Alexander Kamkin
Coverage Method for FPGA Fault Logic Blocks by Spares Vladimir Hahanov, Eugenia Litvinova, Wajeb Gharibi, Olesya Guz43
Testing and Verification of HDL-models for SoC components Vladimir Hahanov, Irina Hahanova, Ngene Christopher Umerah, Tiecoura Yves48
The Model of Selecting Optimal Test Strategy and Conditions of ICs Testing During Manufacturing Sergey G. Mosin54
A Technique to Accelerate the Vector Fitting Algorithm for Interconnect Simulation Gourary M.M., Rusakov S.G., Ulyanov S.L., Zharov M.M
Frequency Domain Techniques for Simulation of Oscillators Gourary M.M., Rusakov S.G., Stempkovsky A.L., Ulyanov S.L., Zharov M.M
Distributed RLC Interconnect: Estimation of Cross-coupling Effects H.J. Kadim, L.M. Coulibaly67
Constrained-Random Verification for Synthesis: Tools and Results D. Bodean, G. Bodean, O. Ghincul71
Discussion on Supervisory Control by Solving Automata Equation Victor Bushkov, Nina Yevtushenko, Tiziano Villa77
Generalized Faulty Block Model for Automatic Test Pattern Generation F. Podyablonsky, N. Kascheev80
Self Calibration Technique of Capacitor`s Mismatching For 1.5 Bit Stage Pipeline ADC Vazgen Melikyan, Harutyun Stepanyan84
Applied Library of Adaptive Lattice Filters for Nonstationary Signal Processing Victor I. Djigan87
On-chip Measurements of Standard-Cell Propagation Delay S.O. Churayev, B.T. Matkarimov, T.T. Paltashev93
FPGA FFT Implementation S.O. Churavev. B.T. Matkarimov

Reconfiguration and Hardware Agents in Testing and Repair of Distributed Systems G. Moiş, I.Ştefan, Sz. Enyedi, L. Miclea	99
Symmetrization in Digital Circuit Optimization Natalia Eliseeva, Jie-Hong R. Jiang, Natalia Kushik, Nina Yevtushenko	103
Embedded Processor Power Reduction via Power aware Custom Instruction Selection Hoda Ahmadinejad, Saeed Safari, and Hamid Noori	107
Level Quantization Effects in Digital Signal Processing by Discrete Fourier Transform Method Gamlet S. Khanyan	111
A New Paradigm in Design of IIR Digital Filters Vladislav A. Lesnikov, Alexander V. Chastikov, Tatiana V. Naumovich, Sergey V. Armishev	115
Evolutionary Approach to Test Generation of Sequential Digital Circuits with Multiple Observation Time Strategy Yu. A. Skobtsov, V. Yu. Skobtsov	119
SMT-based Test Program Generation for Cache-memory Testing Evgeni Kornikhin	124
Critical Path Test Generation in Asynchronous QDI Circuits Fahime Khoramnejad, Hossein Pedram	128
Model-driven & Component-based Development Method of Multi-core Parallel Simulation Models Nianle Su, Wenguang Yu, Hongtao Hou, Qun Li and Weiping Wang	135
Minimizing of Number of Discrete Device's Controllable Points Dmitriy Speranskiy, Ekaterina Ukolova	142
VHPI-compatible Simulation and Test Generation System Dmitriy Speranskiy, Ivan Ukolov	147
Fault Tolerant HASH function with Single Element Correction and Minimum Delay Overhead Costas A. Argyrides, Carlos A. Lisboa, Dhiraj K. Pradhan, Luigi Carro	151
Analisis of the Control Vector Optimal Structure for a Minimal-Time Circuit Optimization Process A.M. Zemliak, M.A. Torres, T.M. Markina	156
Parallel Simulation of Boolean Functions by Means of GPU Włodzimierz Bielecki, Alexander Chemeris, Svetlana Reznikova	162
Two-Criterial DSSS Synchronization Method Efficiency Research Kharchenko H.V., Tkalich I.O., Vdovychenko Y.I	165
An Efficient March Test for Detection of All Two-Operation Dynamic Faults from Subclass S _{av} Gurgen Harutyunyan, Hamazasp Avetisyan, Valery Vardanian, Y. Zorian	175
Large and Very Large-scale Placement Bazylevych R.P., Bazylevych L.V., Shcherb'yuk I.F	179
An Educative Brain-Computer Interface Kirill Sorudeykin	183
Time-Hardware Resource: A Criterion of Efficiency of Digital Signal Search and Detection Devices Alexander Fridman	187
A New Principle of Dynamic Range Expansion by Analog-to-Digital Converting Elina A. Biberdorf, Stanislav S. Gritsutenko, Konstantin A. Firsanov	193
FREP: A Soft Error Resilient Pipelined RISC Architecture Viney Kumar, Rahul Rai Choudhary, Virendra Singh.	196

System Remote Control of the Robotized Complex - Pegas Dmitry Bagayev, Evsyakov Artem	200
Use of Predicate Categories for Modelling of Operation of the Semantic Analyzer of the Linguistic Processor Nina Khairova, Natalia Sharonova	204
Methodological Aspects of Mathematical Modelling of Processes in a Corporate Ecological System Kozulia T.V., Sharonova N.V	208
Getting Optimal Load Distribution Using Transport-Problem-Based Algorithm Yuri Ladyzhensky, Viatcheslav Kourktchi	212
Dialogue-based Optimizing Parallelizing Tool and C2HDL Converter Steinberg B., Abramov A., Alymova E., Baglij A., Guda S., Demin S., Dubrov D., Ivchenko A., Kravchenko E., Makoshenko D., Molotnikov Z., Morilev R., Nis Z., Petrenko V., Povazhnij A., Poluyan S., Skiba I., Suhoverkhov S., Shapovalov V., Steinberg O., Steinberg R	216
The System for Automated Program Testing Steinberg B., Alimova E., Baglij A., Morilev R., Nis Z., Petrenko V., Steinberg R	218
Development of the University Computing Network for Integrated Circuit Design Atkin E., Volkov Yu., Garmash A., Klyuev A., Semenov D., Shumikhin V	221
Increase in Reliability of On-Line Testing Methods Using Natural Time Redundancy Drozd A., Antoshchuk S., Martinuk A., Drozd J	223
An Algorithm of Carrier Recovery for Modem with M-ary Alphabets APK-Signals without PLL Victor V. Panteleev	230
At Most Attainable of Lengths a Symmetrical Digital Subscriber Line on xDSL-technologies: Engineering-Maintenance Methods of the Calculation Victor V. Panteleev, Nikolay I. Tarasov	234
New Approach to ADC Design Stanislav S. Gritsutenko	240
Simulation of Radiation Effects in SOI CMOS Circuits with BSIMSOI-RAD Macromodel K.O. Petrosjanc, I.A. Kharitonov, E.V. Orekhov, L.M. Sambursky, A.P. Yatmanov	243
Thermal Design System for Chip- and Board-level Electronic Components K.O. Petrosjanc, I.A. Kharitonov, N.I. Ryabov, P.A. Kozynko	247
TCAD Modeling of Total Dose and Single Event Upsets in SOI CMOS MOSFETs K.O. Petrosjanc, I.A. Kharitonov, E.V. Orekhov, A.P. Yatmanov	251
Reduction in the number of PAL Macrocells for Moore FSM implemented with CPLD A. Barkalov, L. Titarenko, S. Chmielewski	255
Schematic Protection Method from Influence of Total Ionization Dose Effects on Threshold Voltage of MOS Transistors Vazgen Melikyan, Aristakes Hovsepyan, Tigran Harutyunyan	260
5V Tolerant Power clamps for Mixed-Voltage IC's in 65nm 2.5V Salicided CMOS Technology Vazgen Melikyan, Karen Sahakyan, Armen Nazaryan	263
Analysis and Optimization of Task Scheduling Algorithms for Computational Grids Morev N. V	267
A Low Power and Cost Oriented Synthesis of the Common Model of Finite State Machine Adam Klimowicz, Tomasz Grzes, Valeri Soloviev	270

Comparison of Survivability & Fault Tolerance of Different MIP Standards Ayesha Zaman, M.L. Palash, Tanvir Atahary, Shahida Rafique	275
Hardware Description Language Based on Message Passing and Implicit Pipelining Dmitri Boulytchev, Oleg Medvedev	279
V-Transform: An Enhanced Polynomial Coefficient Based DC Test for Non-Linear Analog Circuits Suraj Sindia, Virendra Singh, Vishwani Agrawal	283
GA-Based Test Generation for Digitally-Assisted Adaptive Equalizers in High-Speed Serial Links Mohamed Abbas, Kwang-Ting (Tim) Cheng, Yasuo Furukawa, Satoshi Komatsu, Kunihiro Asada	287
Between Standard Cells and Transistors: Layout Templates for Regular Fabrics Mikhail Talalay, Konstantin Trushin, Oleg Venger	293
On-Chip Optical Interconnect: Analytical Modelling for Testing Interconnect Performance H J Kadim	300
The Problem of Trojan Inclusions in Software and Hardware Alexander Adamov, Alexander Saprykin	304
Design methods for modulo 2n+1 multiply-add units C. Efstathiou, I. Voyiatzis, M. Prentakis	307
Geometrical Modeling and Discretization of Complex Solids on the Basis of R-functions Gomenyuk S.I., Choporov S.V., Lisnyak A.O	313
Selective Hardening: an Enabler for Nanoelectronics Ilia Polian and John P. Hayes	316
Parameterized IP Infrastructures for Fault-Tolerant FPGA-Based Systems: Development, Assessme Case-Study Kulanov Vitaliy, Kharchenko Vyacheslav, Perepelitsyn Artem	
Generating Test Patterns for Sequential Circuits Using Random Patterns by PLI Functions M. H. Haghbayan, A. Yazdanpanah, S. Karamati, R. Saeedi, Z. Navabi	326
A New Online BIST Method for NoC Interconnects Elnaz Koopahi, Zainalabedin Navabi	332
Low Cost Error Tolerant Motion Estimation for H.264/AVC Standard M. H. Sargolzaie, M. Semsarzadeh, M. R. Hashemi, Z. Navabi	335
Method of Diagnosing FPGA with Use of Geometrical Images Epifanov A.S.	340
Performance Analysis of Asynchronous MIN with Variable Packets Length and Arbitrary Number of Hot-Spots Vyacheslav Evgrafov	244
System in Package. Diagnosis and Embedded Repair Vladimir Hahanov, Aleksey Sushanov, Yulia Stepanova, Alexander Gorobets	
Technology for Faulty Blocks Coverage by Spares Hahanov Vladimir, Chumachenko Svetlana, Litvinova Eugenia, Zakharchenko Oleg, Kulbakova Natalka	
The Unicast Feedback Models for Real-Time Control Protocol Babich A.V., Murad Ali Abbas	
Algebra-Logical Repair Method for FPGA Logic Blocks Vladimir Hahanov, Sergey Galagan, Vitaliy Olchovov, Aleksey Priymak	364

The Method of Fault Backtracing for HDL - Model Errors Searching Yevgeniya Syrevitch, Andrey Karasyov, Dariya Kucherenko	.369
Handling Control Signals for the Scan Technology Olga Lukashenko, Dmitry Melnik, Vladimir Obrizan	.373
Robust Audio Watermarking for Identification and Monitoring of Radiotelephone Transmissions in the Maritime Communication Vitaliy M. Koshevyy, Aleksandr V. Shishkin	.377
An Interconnect BIST for Crosstalk Faults based on a Ring LFSR Tomasz Garbolino, Krzysztof Gucwa, Andrzej Hławiczka, Michał Kopeć	.381
Generation of Minimal Leakage Input Vectors with Constrained NBTI Degradation Pramod Subramanyan, Ram Rakesh Jangir, Jaynarayan Tudu, Erik Larsson, Virendra Singh	.385
Very Large-Scale Intractable Combinatorial Design Automation Problems – Clustering Approach for High Quality Solutions Roman Bazylevych and Lubov Bazylevych	389
Flexible and Topological Routing Roman Bazylevych and Lubov Bazylevych	390
An Algorithm for Testing Run-Length Constrained Channel Sequences Oleg Kurmaev	. 391
Constructing Test Sequences for Hardware Designs with Parallel Starting Operations Using Implicit Foundalis Mikhail Chupilko	SM .393
Redundant Multi-Level One-Hot Residue Number System Based Error Correction Codes Somayyeh Jafarali Jassbi, Mehdi Hosseinzade, Keivan Navi	
Parallel Fault Simulation Using Verilog PLI Mohammad Saeed Jahangiry, Sara Karamati, Zainalabedin Navabi	.401
IEEE 1500 Compliant Test Wrapper Generation Tool for VHDL Models Sergey MIkhtonyuk, Maksim Davydov, Roman Hwang, Dmitry Shcherbin	406
Early Detection of Potentially Non-synchronized CDC Paths Using Structural Analysis Technique Dmitry Melnik, Olga Lukashenko, Sergey Zaychenko	411
An Editor for Assisted Translation of Italian Sign Language Nadereh Hatami, Paolo Prinetto, Gabriele Tiotto	.415
Architecture Design and Technical Methodology for Bus Testing M.H. Haghbayan, Z. Navabi	.419
Assertion Based Verification in TLM AmirAli Ghofrani, Fatemeh Javaheri, Zainalabedin Navabi	.424
Flash-memories in Space Applications: Trends and Challenges Maurizio Caramia, Stefano Di Carlo, Michele Fabiano, Paolo Prinetto	.429
Design Experience with TLM-2.0 Standard: A Case Study of the IP Lookup LC-trie Application of Network Processor Masoomeh Hashemi, Mahshid Sedghi, Morteza Analoui, Zainalabedin Navabi	.433
Test Strategy in OSCI TLM-2.0 Mina Zolfy, Masoomeh Hashemi, Mahshid Sedghi, Zainalabedin Navabi and Ziaeddin Daeikozekanani	.438
Synthesizing TLM-2.0 Communication Interfaces	442

Advanced Topics of FSM Design Using FPGA Educational Boards and Web-Based Tools Alexander Sudnitson, Dmitri Mihhailov, and Margus Kruus446
A Mixed HDL/PLI Test Package Nastaran Nemati, Majid Namaki-Shoushtari, Zainalabedin Navabi450
Testing Methodologies on Communication Networks Nadereh Hatami, Paolo Prinetto, Gabriele Tiotto, Paola Elia456
A Novel High Speed Residue to Binary Converter Design Based on the Three-Moduli Set {2n, 2n+1+1, 2n+1-1} Muhammad Mehdi Lotfinejad, Mohammad Mosleh and Hamid Noori
Performance Evaluation of SAT-Based ATPG on Multi-Core Architectures Alejandro Czutro, Bernd Becker, Ilia Polian
Intelligent Testbench Automation and Requirements Tracking Ivan Selivanov, Alexey Rabovoluk471
Iterative Sectioning of High Dimensional Banded Matrices Dmytro Fedasyuk, Pavlo Serdyuk, Yuriy Semchyshyn
Estimating Time Characteritics of Parallel Applications in Technology of Orders Based Transparent Parallelizing Vitalij Pavlenko, Viktor Burdeinyi
Phase Pictures Properties of Technical Diagnostics Complex Objects Tverdokhlebov V.A
Information Technology of Images Compression in Infocommunication Systems Alexander Yudin, Natalie Gulak, Natalie Korolyova
Technology of Cascade Structural Decoding Leonid Soroka, Vladimir Barannik, Anna Hahanova490
Technology of the Data Processing on the Basis of Adaptive Spectral- Frequency Transformation of Multiadical Presentation of Images Vladimir Barannik, Sergey Sidchenko, Dmitriy Vasiliev
Compression Apertures Method - Color Different Images Konstantin Vasyuta, Dmitry Kalashnik, Stanislav Nikitchenko
Isotopic Levels Architectural Presentation of Images Relief Vladimir Barannik, Alexander Slobodyanyuk502
Method and Mean of Computer's Memory Reliable Work Monitoring Utkina T.Yu., Ryabtsev V.G505
Extended Complete Switch as Ideal System Network Mikhail F. Karavay and Victor S. Podlazov513
Image Compression: Comparative Analysis of Basic Algorithms Yevgeniya Sulema, Samira Ebrahimi Kahou517
Networked VLSI and MEMS Designer for GRID Petrenko A.I
Path Delay Fault Classification Based on ENF Analysis Matrosova A., Nikolaeva E
COMPAS – Advanced Test Compressor Jiří Jeníček, Ondřej Novák532
INVITED TALKS538
AUTHODS INDEX

Coverage Method for FPGA Fault Logic Blocks by Spares

Vladimir Hahanov*, Eugenia Litvinova*, Wajeb Gharibi**, Olesya Guz***

*Computer Engineering Faculty, Kharkov National University of Radioelectronics,

Kharkov, Ukraine (e-mail: hahanov@kture.kharkov.ua)

** Jazan University, Jazan, Kingdom of Saudi Arabia (e-mail: gharibiw2002@yahoo.com)

*** Road Transport Faculty, Donetsk Institute of Road Transport, Donetsk, Ukraine

(e-mail: kiu@kture.kharkov.ua)

Abstract

A fault coverage method for digital system-on-chip by means of traversal the logic block matrix to repair the FPGA components is proposed. A method enables to obtain the solution in the form of quasioptimal coverage for all faulty blocks by minimum number of spare tiles. A choice one of two traversal strategies for rows or columns of a logic block matrix on the basis of the structurization criteria, which determine a number of faulty blocks, reduced to the unit modified matrix of rows or columns is realized.

1. Introduction

The problem of testing technologies adaptation for new digital system-in-package (SiP), which gradually develops the market of electronic technology [1-6] is considered. SiP forms new challenges of real-time Infrastructure IP for system functionalities, which differs from embedded diagnosis of SoC components essentially.

Yervant Zorian is leading scientist in the field of Design and Test in the world [3] and he said now the main problem of digital system repairing is designing the methods and technologies for on-chip logic repairing although it occupies no more 10% of chip area.

Objective of the research is design of a method for on-chip diagnosis of digital system-on-a-chip on the basis of traversal the rows and columns to increase SiP testability, quality and reliability.

The problems are: 1) design of a matrix model for the FPGA logic blocks in the form of tiles, which contain faults; 2) design of a coverage method for faulty logic blocks by spare tiles in the traversal of matrix rows or columns; 3) testing and verification of the method on examples of logic block matrixes, containing various faulty configurations.

2. Galls method for a logic block matrix to cover the faulty FPGA components by spare tiles

Topology of a chip is represented by the tile matrix $M = \left| M_{ij} \right| i = \overline{l,p}; j = \overline{l,q}$ scalable horizontal and vertical by integers (p×q). Every tile M_{ij} has n^2 logic blocks. The matrix has an arbitrary number of faults,

equal to k. There are less or equal n² faulty logic blocks in every tile. An example of a tile matrix with faults is shown in Fig. 1. Here the dimension of tile n is equal to 3 and matrix dimension in the number of tiles by rows and columns is equal to 5.

The traversal method for a matrix of logic blocks is represented by the steps below. It is designed to repair the FPGA components and enables to get quasi-optimal coverage of all faulty blocks by minimum numbers of spare tiles.




Figure 1. FPGA block matrix in the number of tiles

- 1. Determination of coordinates for all faulty blocks of the matrix $M = \left| M_{ij} \right|$, specifies the topology of a chip.
- 2. Construction of binary coverage matrixes for faulty blocks by traversal of the tiles in rows and columns, which dimension is determined by the parameters respectively:

$$\begin{split} M_r &= \left| M_{ij}^r \right|, i = \overline{1,p/n}; j = \overline{1,q} \;; \\ M_c &= \left| M_{ij}^c \right|, i = \overline{1,p}; j = \overline{1,q/n} \;. \end{split}$$

Here every n coordinates of a row (column) is replaced by one coordinate with value that is determined by $f^{r}(f^{c})$ function Or of n coordinates.

$$M_{ij}^{c} = f^{r}(f^{c}) = \begin{cases} 0 \leftarrow (000); \\ 1 \leftarrow (1XX) \lor (X1X) \lor (XX1), X = \{0,1\}. \end{cases}$$

For instance, a procedure for obtaining a row traversal matrix gives the result

$$M = \left| M_{ij} \right| = \begin{bmatrix} 0 & 0 & 0 & 0 & 1 & 1 \\ 0 & 0 & 0 & 0 & 0 & 1 \\ 0 & 1 & 1 & 0 & 1 & 0 \\ 1 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 1 & 0 & 1 & 0 & 1 \end{bmatrix} \xrightarrow{f^{T}} M_{T} = \left| M_{ij}^{T} \right| = \begin{bmatrix} 0 & 1 & 1 & 0 & 1 & 1 \\ 1 & 1 & 0 & 1 & 1 & 1 \end{bmatrix}$$

Here each column is compressed in the two coordinates on the rules of logical operation Or, because the tile parameter n is equal to 3 here and below.

Similarly a procedure for obtaining a column traversal matrix gives the result

$$M = \left| M_{ij} \right| = \begin{bmatrix} 0 & 0 & 0 & 0 & 1 & 1 \\ 0 & 0 & 0 & 0 & 0 & 1 \\ 0 & 1 & 1 & 0 & 1 & 0 \\ 1 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 1 & 0 & 1 & 0 & 1 \end{bmatrix} \xrightarrow{f^{c}} M_{c} = \left| M_{ij}^{c} \right| = \begin{bmatrix} 0 & 1 \\ 0 & 1 \\ 1 & 1 \\ 1 & 1 \\ 0 & 1 \\ 1 & 1 \end{bmatrix}.$$

3. Determination of coverage quality criteria for faulty blocks by using the binary matrixes on the basis of counting the numbers of unit coordinates reduced to the actual unit matrix.

The row coverage criterion faulty blocks is determined by the following expression:

$$Q_{r} = \sum_{i=1}^{p/n} \left[\frac{1}{H_{i}^{r} - L_{i}^{r} + 1} \sum_{j=1}^{q} M_{ij}^{r} \right].$$

Here $H_i^r(L_i^r)$ – maximum (minimum) index of j-th coordinate for a row of the matrix $\left|M_{ij}^r\right|$, after (before) which there are only zero coordinates in a row.

Actually $H_i^r - L_i^r + 1$ is the units spread interval in rows of the matrix $\left| M_{ij}^r \right|$, which gives the sum of unit row coordinates. Further reduced estimates for all rows are added, which is the criterion of row coverage for faulty blocks.

The column coverage criterion is the following:

$$Q_c = \sum_{j=1}^{q/n} \left\lceil \frac{1}{H_j^c - L_j^c + 1} \sum_{i=1}^p M_{ij}^c \right\rceil. \label{eq:Qc}$$

Here $H_j^c(L_j^c)$ – maximum (minimum) index of j-th coordinate for a column of the matrix $\left|M_{ij}^c\right|$, after (before) which there are only zero coordinates in a column. Actually $H_j^c - L_j^c + 1$ is the units spread interval in columns of the matrix $\left|M_{ij}^c\right|$, which gives the sum of unit column coordinates. Further reduced estimates for all columns are added, which is the criterion of column coverage for faulty blocks.

4. The decision on the choice of strategy $S = \{S_r, S_c\}$ for coverage of faulty logic blocks by spares by means of comparing the values of the structurization criteria Q_r, Q_c for the rows and columns:

$$S = \begin{cases} S_r \leftarrow Q_r < Q_c; \\ S_c \leftarrow Q_r \ge Q_c. \end{cases}$$

In the first case, the faulty blocks coverage strategy is realized by sequential traversal of all tile rows. The second one – the traversal of tile columns is done.

5. The tile traversal strategy by rows is realized by the the modified matrix $\left|M_{ij}^{r}\right|$. Each matrix row is represented by the binary vector $M_{i}^{r}=(M_{i1}^{r},M_{i1}^{r},...,M_{ij}^{r},...,M_{iq}^{r})$. Step 1. Nulling of a zero coordinate counter and a spare tile counter: $j=0,\ Q=0$. Step 2. Sequential scanning of the vector elements j=j+1 $\leftarrow M_{ij}^{r}=0$ up to the first "1" encountered $M_{ij}^{r}=1$ $\rightarrow (Q=Q+1,j=j+n-1)$. From this "1" it is counted n tiles, which are covered by the spare tile. The number of spare tiles Q is increased by 1. Step 3. If the condition $j \geq q$ is true – the end of row processing. Otherwise – go to step 2. The procedure is applied to all rows of the modified matrix

 $\left|M_{ij}^{r}\right|$ ($\left|M_{ij}^{c}\right|$), resulting in counter Q will contain the minimum number of spares to cover all faulty blocks. Similarly the tile traversal strategy by columns ($\left|M_{ij}^{c}\right|$) is performed. In this case the index i is changed instead

is performed. In this case the index i is changed instead of j in a traversal procedure.

6. Definition of the coverage quality for obtained solution by means of counting the number of faulty blocks of the matrix, reduced to the minimum number of spares N, covering all faulty blocks:

$$Q_{cr} = \frac{1}{N} \sum_{i=1}^{n} F_i$$
.

7. The end of finding of a quasioptimal cover of faulty blocks by spares.

Example. For FPGA, shown in Fig. 1, according to item 2 of the repair model the construction of two matrixes is performed:

Further, in accordance with paragraph 3, the calculation of the structurization criteria is performed for the matrix above:

$$Q_{r} = \sum_{i=1}^{p/n} \left[\frac{1}{H_{i}^{r} - L_{i}^{r} + 1} \sum_{j=1}^{q} M_{ij}^{r} \right] = \frac{7}{14} + \frac{6}{12} + \frac{8}{13} + \frac{6}{12} + \frac{7}{13} = 2,64 \quad ;$$

$$Q_{c} = \sum_{j=1}^{q/n} \left[\frac{1}{H_{i}^{c} - L_{i}^{c} + 1} \sum_{i=1}^{p} M_{ij}^{c} \right] = \frac{6}{12} + \frac{7}{13} + \frac{7}{14} + \frac{7}{13} + \frac{7}{14} = 2,58 \, .$$

As it can be seen from the above-mentioned criteria, the number of faulty coordinates in the columns reduced to the unit matrix is less than in the rows. Therefore, subject to item 4, the strategy for solving the coverage problem by column traversal is chosen: $S_c \leftarrow (Q_r = 2,64 \ge Q_c = 2,58)$.

Structural appeal of columns is higher than rows, because the number of faults reduced to the matrix is less than in the first case.

This strategy gives the actual quality of coverage – the number of faulty logic blocks of the matrix (by one spare tile), reduced to the necessary quantity of spares that is equal to:

$$Q_c^* = \frac{1}{N} \sum_{i=1}^n F_i = 36/20 = 1.8.$$

For comparison – the row traversal procedure gives a lower quality:

$$Q_r^* = \frac{1}{N} \sum_{i=1}^n F_i = 36/21 = 1,71.$$

The final coverage of a fault set has one tile more (21) than the solution obtained by the first method (20). So, the choice of coverage strategy on the basis of calculation and comparison the criteria for counting the number of unit coordinates, reduced to the actual unit matrix, confirms their consistency and the subsequent optimality of obtained coverage.

Fig. 2 shows statistics of the processing of different types logic block matrixes with faulty components. It demonstrates correctness of applying the proposed criterion, which shows the optimal and efficient strategy of matrix traversal to obtain minimum coverage of faulty logic blocks by spare tiles in all cases except the last one. In the latest variant the structurization criteria by rows greater than by columns $Q_r = 1,78 > Q_c = 1,55$ that is the basis of covering the faults by columns. In this case the coverage quality is $Q_c^* = 1,125$ that corresponds to 16 spare tiles needed to repair all 18 faulty blocks. While the optimal solution is traversal of the matrix by columns, where the coverage quality is $Q_c^* = 1,2$ that corresponds to 15 spare tiles only.




Figure 2. Structurization criteria and coverage quality for the examples

3. Software "aGalls" for covering of faulty FPGA components by spare tiles

Software «aGalls» is designed for covering of faulty FPGA components by spare tiles by using the traversal method for logic block matrix.

The initial information is represented by a matrix of tiles $M = |M_{ij}|i = 1, p; j = 1, q$, the dimension $p \times q$, where each tile has n*n logic blocks. The initial quantity of faults k is made to the matrix. The software detects the coordinates of all faults, constructs the binary coverage matrixes for faulty blocks by means of traversing the tiles by columns and rows, and calculates the quality criteria of fault coverage (Fig. 3).




Figure 3. Calculation results

The program provides the opportunity to review the changes of temporary matrixes after covering the faulty blocks both horizontally and vertically. In addition, the actual number of spare tiles needed to cover all faults is displayed; it enables to estimate the correctness of the selected solution on the basis of calculating the criteria (Fig. 4).



Figure 4. Coverage of a matrix with faults and spares

An algorithm for solving the coverage problem implemented in the software is represented below and in Fig. 5.




Figure 5. Model of solving the optimal coverage task

1. Beginning of solving the coverage problem for a logic block matrix by spare tiles. 2. Determination of the coordinates for all faulty blocks of the matrix. 3. Construction of the binary coverage matrixes for faulty blocks to traverse the tiles by rows and columns. 4. Construction the fault coverage for the modified matrix by means of their traversal by rows. 5. Detection the first and last "1". 6. Counting the number of "1" in a row. 7. Increment number of rows processed. 8. Calculation of the structurization criteria by rows. 9. Implementation of items 4, 5, 6, 7 for columns. 10. The decision on the choice of faulty blocks coverage strategy in the direction corresponding to the lower value of the criterion. 11. Nulling of zero coordinates counter and spare tile counter j = 0, Q = 0. 12. Sequential scanning of the vector elements $j = j + 1 \leftarrow M_{ij}^r = 0$ "1" $M_{ij}^{r} = 1 \rightarrow (Q = Q + 1, j = j + n - 1)$ by rows. 13. From this "1" it is counted n tiles, which are covered by the

spare. 14. The value Q is incremented by 1. 15. If

 $j \ge q$ – the end of row proceeding, otherwise – item 11. 16. Implementation of items 10, 11, 12, 13, 14 at traversal by columns. The end of searching the quasioptimal coverage of faulty blocks by spare tiles.

To check the validity of the criteria 200 experiments for the matrix M was carried out; the dimension of matrix is p*q, the number of blocks in the tile is n horizontally and vertically, and the number of faults is k, where

$$p = \overline{3,7}$$
; $n = \overline{2,5}$; $q = \overline{3,7}$; $k = \overline{3,(n \times p \times q)}$.

As a result, by using the criteria the most efficient way to repair has not been determined in 29% of cases, respectively a positive result – 71%. Fig. 6 presents diagrams showing the values of structurization criteria and coverage quality at the traversal of the modified matrix by rows and columns for the 10 examples. The dimension of the matrix was constant: 4 tiles in the horizontal and 5 ones vertical, the dimension of the tiles was 3*3 blocks.




Figure 6. Structurization criteria and coverage quality

The software is used to verify and test the method for obtaining the quasioptimal fault coverage by minimum quantity of spare tiles. It can be implemented into a chip as embedded Infrastructure IP component, where the initial information about the topology of a chip has to be memorized during Place and Route process.

4. Conclusion

The traversal method for a logic block matrix is designed to repair the FPGA components by obtainment the solution in the form of quasioptimal coverage for all faulty blocks by minimum number of spare tiles. It is proposed a choice one of two traversal strategies for rows or columns of a logic block matrix on the basis of the structurization criteria, which determine a number of faulty blocks, reduced to the unit modified matrix of rows or columns.

The scientific novelty. The matrix model for FPGA logic blocks in the form of functional tiles, containing faults, is proposed. The model allows repairing of the FPGA components by means of the developed coverage method for faulty logic blocks by spare tiles through traversal of FPGA rows and columns. The method enables to obtain a solution in the form of quasioptimal coverage for a set of faulty blocks by minimum quantity of spare tiles.

The practical significance lies in the attractiveness of the proposed method for the market of electronic technology, which allows determining the minimum number of spares for repair of digital product, implemented into a chip SoC/SiP.

5. References

- [1] S. Pontarelli, M. Ottavi, V. Vankamamidi, A. Salsano, F. Lombardi. Reliability Evaluation of Repairable/Reconfigurable FPGAs // 21st IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT'06) .— October, 2006.— P. 227-235.
- [2] Peter Rickert, William Krenik. Cell Phone Integration: SiP, SoC, and PoP // IEEE Design and Test of Computers.— May–June, 2006.— P. 188-195.
- [3] Zorian Yervant, Gizopoulos Dmytris Gest editors' introduction: Design for Yield and reliability // IEEE Design & Test of Computers.— May-June 2004.— P. 177-182.
- [4] Hahanov V., Hahanova A., Chumachenko S., Galagan S. Diagnosis and repair method of SoC memory // WSEAS transactions on circuits and systems.— Vol.7.— 2008.— P. 698-707.
- [5] Hahanov V., Obrizan V., Litvinova E., Ka Lok Man. Algebra-logical diagnosis model for SoC F-IP // WSEAS transactions on circuits and systems.— Vol. 7.— 2008.— P. 708-717.
- [6] Algebro-Logical Embedded Memory Repair Method / V.I. Hahanov // Automation Control Systems and Devices. 2008. № 140.

Camera-ready was prepared in Kharkov National University of Radio Electronics by Dr. Svetlana Chumachenko Lenin ave, 14, KNURE, Kharkov, 61166, Ukraine

Approved for publication: 31.08.2009. Format 60×841/8.

Relative printer's sheets: . Circulation: 150 copies.

Published by SPD FL Stepanov V.V.

Ukraine, 61168, Kharkov, Ak. Pavlova st., 311

Матеріали симпозіуму «Схід-Захід Проектування та Діагностування — 2009» Макет підготовлено у Харківському національному університеті радіоелектроніки Редактори: Володимир Хаханов, Світлана Чумаченко Пр. Леніна, 14, ХНУРЕ, Харків, 61166, Україна

> Підписано до публікації: 31.08.2009. Формат 60×84¹/₈. Умов. друк. арк. . Тираж: 150 прим. Видано: СПД ФЛ Степанов В.В. Вул. Ак. Павлова, 311, Харків, 61168, Україна