

MINISTRY OF EDUCATION AND SCIENCE OF UKRAINE
KHARKOV NATIONAL UNIVERSITY OF RADIODEVICE

ISBN 966-659-113-8

Proceedings of IEEE East-West Design & Test Workshop (EWDTW'06)

Copyright © 2006 by The Institute of Electrical and Electronics Engineers, Inc.



Sochi, Russia, September 15 – 19, 2006

CONTENTS

A Black-Box-Oriented Test Methodology A. Benso, A. Bosio, P. Prinetto, A. Savino	11
Design and Optimization of Fault-Tolerant Distributed Real-Time Systems Peng Z., Izosimov V., Eles P., Pop P	16
Interconnect Yield Improvement for Networks on Chip Andre Ivanov	22
The Scaling Semiconductor World and Test Technology Yervant Zorian	22
A Unified HW/SW Interface Model to Remove Discontinuities Between HW and SW Design A. Jerraya.....	23
Background Cache for Improving Memory Fault Tolerance Michail F. Karavay, Vladimir V. Sinelnikov.....	24
Factors in High-Speed Wireless Data Networking – New Ideas and a New Perspective Daniel Foty.....	29
Hierarchical Silicon Aware Test and Repair IP: Development and Integration Flow Reducing Time to Market for Systems on Chip Samvel Shoukourian, Yervant Zorian	39
The Pivotal Role of Performance Management in IC Design Eyck Jentzsch	41
TEST METHODS AND TOOLS	
Analysis of a Test Method for Delay Faults in NoC Interconnects Tomas Bengtsson, Artur Jutman, Shashi Kumar, Raimund Ubar, Zebo Peng.....	42
Unified Framework for Logic Diagnosis A. Rousset, P. Girard, S. Pravossoudovitch, C. Landrault, A. Virazel.....	47
Hierarchical Systems Testing based on Boundary Scan Technologies Hahanov V., Yeliseev V., Hahanova A., Melnik D	53
Testing the Hardware Implementation of a Distributed Clock Generation Algorithm for SoCs A. Steininger, T. Handl, G. Fuchs, F. Zangerl.....	59
Extended Boundary Scan Test Using Hybrid Test Vectors Jan Heiber.....	65
A March Test for Full Diagnosis of All Simple Static Faults in Random Access Memories G. Harutunyan, Valery A. Vardanian	68
Efficient Implementation of Physical Addressing for Testing and Diagnosis of Embedded SRAMs for Fault Coverage Improvement K. Aleksanyan, Valery A. Vardanian.....	72
High Level Models Based Functional Testing of Pipelined Processors Victor Belkin, Sergey Sharshunov	76

On Complexity of Checking of Cryptosystems Volodymyr G. Skobelev	82
Distributed Fault Simulation and Genetic Test Generation of Digital Circuits Skobtsov Y.A., El-Khatib A.I., Ivanov D.E	89
Hierarchical Evolutionary Approach to Test Generation Skobtsov V.Y. Skobtsov Y.A.	95
VERIFICATION	
Incremental ABV for TLtoRTL Design Refinement Nicola Bombieri, Franco Fummi, Graziano Pravadelli	100
RTL Compiler Templates Verification: Approach to Automation Lev Danielyan, Sergey Hakobyan	108
Verification of Implementation of Parallel Automata (Symbolic Approach) Andrei Karatkevich	112
SystemCFL: An Infrastructure for a TLM Formal Verification Proposal (with an overview on a tool set for practical formal verification of SystemC descriptions) K.L. Man, Andrea Fedeli, Michele Mercaldi, M.P. Schellekens	116
System Level Methodology for Functional Verification SoC Alexander Adamov, Sergey Zaychenko, Yaroslav Miroshnychenko, Olga Lukashenko	122
Path Sensitization at Functional Verification of HDL-Models Alexandr Shkil, Yevgeniya Syrevitch, Andrey Karasyov, Denis Cheglikov	126
Dynamic Register Transfer Level Queues Model for High-Performance Evaluation of the Linear Temporal Constraints Vladimir Hahanov, Oleg Zaharchenko, Sergiy Zaychenko	132
The Automation of Formal Verification of RTL Compilers Output Pavlush Margarian	140
LOGIC, SYSTEM AND PHYSICAL SYNTHESIS	
Congestion-Driven Analytical Placement Andrey Ayupov, Alexander Marchenko	143
Estimation of Finite State Machine Realization Based on PLD E. Lange, V. Chapenko, K. Boule	149
Encoding of Collections of Fragment of Variables Barkalov A.A., Ahmad Fuad Bader, Babakov R.M.	153
An Algorithm of Circuit Clustering for Logic Synthesis O. Venger, I. Afanasiev, Alexander Marchenko	156
CMOS Standard Cell Area Optimization by Transistors Resizing Vladimir Rozenfeld, Iouri Smirnov, Alexander Zhuravlev	163
Optimization of Address Circuit of Compositional Microprogram Unit Wisniewski R., Alexander A. Barkalov, Larysa A. Titarenko	167

Optimization of Circuit of Control Unit with Code Sharing Alexander Barkalov, Larysa Titarenko, Małgorzata Kołopieńczyk	171
Routing a Multi-Terminal Nets with Multiple Hard Pins by Obstacle-Avoiding Group Steiner Tree Construction J. D. Cho, A. I. Erzin, V. V. Zalyubovsky	175
Optimization for Electro- and Acousto-Optical Interactions in Low-Symmetric Anisotropic Materials Kajdan Mykola, Laba Hanna, Ostrovskij Igor, Demyanyshyn Nataliya, Andrushchak Anatolij, Mytsyk Bohdan.....	179
Force-Position Control of the Electric Drive of the Manipulator A.V. Zuev, V.F. Filaretov	184
FAULT TOLERANCE	
K-out-of-n and K(m,n) Systems and their Models Romankevych V., Potapova K., Hedayatollah Bakhtari	189
Fault Tolerant Systems with FPGA-based Reconfiguration Devices Vyacheslav S. Kharchenko, Julia M. Prokhorova.....	190
Fault-Tolerant Infrastructure IP-cores for SoC: Basic Variants and Realizations Ostromov Sergii, Ushakov A. A., Vyacheslav S. Kharchenko.....	194
Fault-tolerant PLD-based Systems on Partially Correct Automatons Nataliya Yakymets, Vyacheslav Kharchenko	198
FME(C)A-Technique of Computer Network Reliability and Criticality Analysis Elyasi Komari Iraj, Anatoliy Gorbenko.....	202
TEST GENERATION AND TESTABILITY	
Scan Based Circuits with Low Power Consumption Ondřej Novák, Zdeněk Plíva.....	206
Memory Address Generation for Multiple Run March Tests with Different Average Hemming Distance S.V. Yarmolik, V.N. Yarmolik.....	212
Structural Method of Pseudorandom Fixed Weight Binary Pattern Sequences Generation Romankevych A., Grol V., Fallahi Ali	217
Test Pattern Generation for Bridge Faults Based on Continuous Approach N. Kascheev, F. Podyablonsky	222
Hierarchical Analysis of Testability for SoCs Maryna Kaminska, Vladimir Hahanov, Elvira Kulak, Olesya Guz.....	226
Embedded Remote Wired or Wireless Communication to Boundary-Scan Architectures Mick Austin, Ilkka Reis, Anthony Sparks.....	231
Economics Modeling the DFT of Mixed-Signal Circuits Sergey G. Mosin	236
CAD TOOLS AND DEVICES	
Optimal Electronic Circuits and Microsystems Designer A.I. Petrenko	239

Computer Aided Design Support of FSM Multiplicative Decomposition Alexander Sudnitson, Sergei Devadze	241
Complex Process Engineering of Projection of Electronic Devices by Means of Automized System SATURN D.V. Bagayev, A.C. Firuman	247
Hand-Held Mobile Data Collecting Terminal Armen Saatchyan, Oleg Chuvilo, Chaitanya Mehandru.....	252
Logic and Fault Simulation Based on Multi-Core Processors Volodymyr Obrizan, Valeriy Shipunov, Andiry Gavryushenko, Oleg Kashpur	255
HES-MV – A Method for Hardware Embedded Simulation Vladimir Hahanov, Anastasia Krasovskaya, Maryna Boichuk, Oleksandr Gorobets	257
Hierarchical Approach for Functional Verification of HW/SW System on Chip (SoC) Oleksandr Yegorov, Podkolzin N., Yegor Denisov, Andrey Yazik	264
Output Buffer Reconfiguration in Case of Non Uniform Traffic Vyacheslav Evgrafov	267
DESIGN METHODS AND MODELING	
Time-Sensitive Control-Flow Checking Monitoring for Multitask SoCs Fabian Vargas, Leonardo Picolli, Antonio A. de Alecrim Jr., Marlon Moraes, Márcio Gama.....	272
Development and Application of FSM-Models in Active-HDL Environment for Network Protocols Testing Anna.V. Babich, Oleksandr Parfentiy, Eugene Kamenuka, Karina Mostovaya	279
How to Emulate Network-on-Chip? Peeter Ellerjee, Gert Jervan	282
Multistage Regular Structure of Binary Counter of ones Arbitrary Modulo Saposhnikov V. V., Saposhnikov VL. V., Urganskov D. I.....	287
An Enhanced Analogue Current-Mode Structure of WP Control Circuit of Neural Networks Hossein Aghababa, Leyla S.Ghazanfari, Behjat Forouzandeh.....	291
One-Parameter Dynamic Programming Algorithm for Optimal Wire Selection Under Elmore Delay Model A.I. Erzin, V.V. Zalyubovsky	296
Analytical Model of Clock Skew in Buffered H-Trees Dominik Kasprowicz	301
High-Level Facilities for Modeling Wireless Sensor Networks Anatoliy Doroshenko, Ruslan Shevchenko, Konstantin Zhreb.....	305
Class E Power Amplifier for Bluetooth Applications Olga Antonova, George Angelov, Valentin Draganov.....	311
An Automation Method for Gate-Count Characterization of RTL Compilers Arik Ter-Galstyan	313
Algorithmic Method of The Tests Forming for Models Verification of Microcircuits Memory M.K. Almaid, V.A. Andrienko, V.G. Ryabtsev	317

SUM IP Core Generator – Means for Verification of Models–Formulas for Series Summation in RKHS Vladimir Hahanov, Svetlana Chumachenko, Olga Skvortsova, Olga Melnikova	322
Design of Wavelet Filter Bank for JPEG 2000 Standard Hahanova I.V., Hahanov V.I., Fomina E., Bykova V., Sorudeykin K.	327
Design of Effective Digital Filters in FPGA Pavel V. Plotnikov	332
POSTER SESSION	
Applications of Combinatorial Cyclic Codes for Images Scan and Recognition Vladimir Valkovskii, Dmitry Zerbino, Oleg Riznyk	335
Architecture of Internet Access to Distributed Logic Simulation System Ladyzhensky Y.V., Popoff Y.V.	339
Computer System Efficient Diagnostics with the Usage of Real-Time Expert Systems Gennady Krivoulya, Alexey Lipchansky, Olga Korobko	344
DASPUD: a Configurable Measurement Device Nikolay P. Molkov, Maxim A. Sokolov, Alexey L. Umnov, Dmitry V. Ragozin	348
Design Methods of Self-Testing Checker for Arbitrary Number of Code Words of (m,n) Code Yu. B. Burkatovskaya, N.B. Butorina, A. Yu. Matrosova	355
Dynamic Heat and Mass Transfer in Saline Water due to Natural Convection Flow over a Vertical Flat Plate Rebhi A. Damseh	361
Effect of Driving Forces On Cylindrical Viscoelastic Fluid Flow Problems A. F. Khadrawi, Salwa Mrayyan, Sameh Abu-Dalo	366
Evolutional Methods for Reduction of Diagnostic Information D. Speranskiy	371
Evolutionary Algorithms Design: State of the Art and Future Perspectives Yuri R. Tsoy	375
Functional properties of faults on fault-secure FSM design with observing only FSM outputs S. Ostanin	380
Hardware Methods to Increase Efficiency of Algorithms for Distributed Logic Simulation Ladyzhensky Y.V., Teslenko G.A.	385
Information Embedding and Watermarking for Multimedia and Communication Aleksandr V. Shishkin	386
Low Contrast Images Edge Detector I.V. Ruban, K.S. Smelyakov, A.S. Smelyakova, A.I. Tymochko	390
Minimization of Communication Wires in FSM Composition S.V. Zharikova, N.V. Yevtushenko	397
Neuro-Fuzzy Unit for Real-Time Signal Processing Ye. Bodyanskiy, S. Popov	403

On Decomposition of Petri Net by Means of Coloring Wegrzyn Agnieszka	407
Single-Argument Family of Continuous Effectively Computed Wavelet Transforms Oleg E. Plyatsek, Majed Omar Al-Dwairi	414
Synthesis Methods of Finite State Machines Implemented in Package ZUBR Valery Salauyou, Adam Klimowicz, Tomasz Grzes, Teodora Dimitrova-Grekow, Irena Bulatowa.	420
Synthesis of Logic Circuits on Basis of Bit Transformations Yuri Plushch, Alexander Chemeris, Svetlana Reznikova	423
System of K-Value Simulation for Research Switching Processes in Digital Devices Dmitrienko V.D., Gladkikh T.V., Leonov S.Yu.	428
Test Points Placement Method for Digital Devices Based on Genetic Algorithm Klimov A.V., Speranskiy D.V.	436
The Approach to Automation of Designing Knowledge Base in the Device-Making Industry O.V. Bisikalo	440
The Optimal Nonlinear Filtering of Discrete-Continuous Markovian Processes in Conditions of Aposteriory Uncertainty Victor V. Panteleev	443
The Realization of Modified Artificial Neural Network for Information Processing with the Selection of Essential Connections by the Program Meganeuro E.A. Engel	450
Web-system Interface Prototype Designing Globa L.S., Chekmez A. V., Kot T. N.	453
A Bio-Inspired Method for Embedded System Scheduling Problems Abbas Haddadi, Saeed Safari, Behjat Forouzandeh	456
Iterative Array Multiplier with On-Line Repair of Its Functions Drozd A., Lobachev M., Reza Kolahi, Drozd J.	461
Mathematical Modeling and Investigation of a Main SDH-Network Structural Reliability M.M. Klymash, I.M. Dronyuk, R.A. Burachok	464
Experimental Investigation of Two Phase Flow Pressure Drop and Contraction on Tee Junction Shannak Benbella, Al-Qudah Kalid, Al-Salaymeh Ahmed, Hammad Mahmoud, Alhusein Mahmoud .	467
Application of Adaptive and New Planning Methods to Solve Computer-Aided Manufacturing Problems Nevludov I.Sh., Litvinova E.I., Evseev V.V., Ponomarjova A.V.	472
Petri Net Decomposition Algorithm based on Finding Deadlocks and Traps Agnieszka Wegrzyn, Marek Wegrzyn	477
Testing for Realistic Spot Defects in CMOS Technology: a Unified View Michel Renovell	482
AUTHORS INDEX	483

SUM IP Core Generator – Means for Verification of Models-Formulas for Series Summation in RKHS

Vladimir Hahanov, Svetlana Chumachenko, Olga Skvortsova, Olga Melnikova
*Kharkov National University of Radio Electronics,
Design Automation Department
Lenin Avenue, 14, Kharkov, Ukraine, 61166, phone 75-21-326,
E-mail: {ri, hahanov}@kharkov.kture.ua*

Abstract

Program system SUM IP Core Generator – means for verification of models – formulas of series summation in Reproducing Kernel Hilbert Space (RKHS) which allows to carry out input of the description of the model-formula with the help of the GUI-interface is offered; to model models – formulas with the help of software products Mathematica, Simplify, Modelsim, Riviera, Active HDL; to generate initial files IP-core in languages of the description of equipment VHDL, Verilog, System C; to generate scripts – files for modelling, synthesis, implementation, time modelling; to synthesize tests, parameters, conditions for verification on basis Testbench; to carry out post-synthesis modelling for revealing mistakes in codes.

1. Introduction

The program system SUM IP Core Generator is proposed. Its structure is represented on Fig. 1.

The Purpose of this system is essential reduction of time for data preparation by use of the user-friendly GUI-interface with a view of the subsequent modelling for definition of adequacy and accuracy of models-formulas, and also automatic generation of the HDL-code considered in quality IP Core.

Solved problems (see fig. 1):

1. Input of the description of the model-formula with the help of the GUI-interface.
2. Modelling models-formulas with the help of software products Mathematica, Simplify, Modelsim, Riviera, Active HDL [2,3,8].
3. Generation of initial files IP-core in languages of the description of equipment VHDL, Verilog, System C [1,5,7].

4. Generation of scripts-files for modelling, synthesis, implementation, time modelling [4,6,8].
5. Synthesis of tests, parameters, conditions for verification on the basis of generating Testbench [1,7].
6. Post-synthesis modelling for revealing mistakes in codes [3,8].

2. SUM IP Core Generator

SUM IP Core Generator represents software of automated generation IP Core. The system allows to generate the complex, tested, verified and optimized functional modules (IP Core), described on languages Mathematica, VHDL, Verilog, SystemC [2,8] which can be used repeatedly at designing various devices for reduction of time of its development. SUM IP Core Generator realizes universal models-formulas for summation of series and it can be used for generation IP Core, realizing the following functions: a sine, cosine, Bessel, harmonious, analytical [4].

The actuality of creation such IP Core is defined by growth of manufacturing techniques of chips that gives modern developers of more and more opportunities at designing complex digital and radio-electronic devices. Use IP Core allows: it is essential to reduce time of an output of an end-product for the market; to minimize risk of designing, due to inclusion of already organized IP-modules; to reduce time of verification of all system as a whole; to predict functionality and productivity of the created project. Thus, application SUM IP Core Generator is focused on essential reduction (15-20 %) time and financial expenses at verification and modelling of formulas of models.




Figure 1. Testing and verification system for models-formulas




Figure 2. User interface for parameter assignment

SUM IP Core Generator allows to generate automatically Test Bench for the chosen architectural and functional configuration. All modes of verification and testing of models-formulas are submitted on fig. 3. Examples of application of the formula of calculation of triple series are resulted in the table. Time of construction for surfaces at calculation by the direct and truncated formulas decreases for 4 order.

The basic idea having the practical importance, consists in the following: 1) the interesting formulas decisions having a market demand, should be made out on standard languages of programming, such as VHDL, Verilog; 2) the standard products focused on the analysis of mathematical models communicate through languages of the description of the equipment with simulators of known firms of the world. In this case the question is product Riviera of 2005.08 (firms Aldec) which has a wide spectrum own functionalities, but can work also in pair with Mathematica through connection with Simulink. Thus, with a view of input, verification and the analysis of complex mathematical models it is used GUI as the convenient interface for generation of HDL-codes of complex mathematical models which further will be claimed in the market of electronic technologies in quality IP Cores.




Figure 3. User interface for regimes assignment of verification

3. Conclusion

For verification of scientific results as models-formulas of the exact sums of series program system SUM IP Core Generator which allows to carry out input of the description of the model-formula with the help of the GUI-interface is developed; to modelling models-formulas with the help of software products Mathematica, Simplify, Modelsim, Riviera, Active HDL; to generate initial files IP-core in languages VHDL, Verilog, System C; to generate scripts-files for modelling, synthesis, implementation, time modelling; to synthesize tests, parameters, conditions for verification on basis Testbench; to carry out post-synthesis modelling for revealing mistakes in codes.

Practical result of application SUM IP Core Generator is essential, on 20-30 %, downturn time both material inputs on testing and verification of the models-formulas focused on its implementation in crystals by use IP Core, received with the help of offered software product.

The visual system of automatic generation SUM IP Core Generator has the simple user interface and the detailed documentation. It is intended for automation design verification works of hardware-engineers. Methods of exact series summation are actual in the market of radio electronics and there is a necessity for system, which gives convenient and optimum realization of models -formulas, and also ways of their verification and testing.

	$\sum_{k=0}^{\infty} \frac{\varepsilon_k (-1)^k}{a^2 - k^2} \sum_{m=0}^{\infty} \frac{\varepsilon_m (-1)^m}{b^2 - m^2} \sum_{n=0}^{\infty} \frac{\varepsilon_n (-1)^n}{c^2 - n^2} J_k(x) J_m(x) J_n(x) = \frac{\pi^3 J_a(x) J_b(x) J_c(x)}{abc \sin \pi a \sin \pi b \sin \pi c}$	
Formulas	$\sum_{k=0}^{\infty} \frac{\varepsilon_k (-1)^k}{1.5^2 - k^2} \sum_{m=0}^{\infty} \frac{\varepsilon_m (-1)^m}{b^2 - m^2} \sum_{n=0}^{\infty} \frac{\varepsilon_n (-1)^n}{c^2 - n^2} J_k(2,5) J_m(2,5) J_n(2,5),$ $1,2 < b < 1,8, 1,2 < c < 1,8$	$\frac{\pi^3 J_{1,5}(2,5) J_b(2,5) J_c(2,5)}{1,5bc \sin 1,5\pi \sin \pi b \sin \pi c}$
Graphs		
Timing	{ 748. Second, - SurfaceGraphics - }	{ 0.031 Second, - SurfaceGraphics - }
Error (Abs)	$\begin{pmatrix} 2.15873 & 1.60142 & 1.32214 & 1.16819 & 1.0959 & 1.10488 & 1.25254 \\ 1.60142 & 1.18132 & 0.972774 & 0.859237 & 0.807497 & 0.817373 & 0.932855 \\ 1.32214 & 0.972774 & 0.800076 & 0.706594 & 0.664594 & 0.67397 & 0.771572 \\ 1.16819 & 0.859237 & 0.706594 & 0.624024 & 0.586989 & 0.595401 & 0.681874 \\ 1.0959 & 0.807497 & 0.664594 & 0.586989 & 0.551841 & 0.559042 & 0.638888 \\ 1.10488 & 0.817373 & 0.67397 & 0.595401 & 0.559042 & 0.564729 & 0.64232 \\ 1.25254 & 0.932855 & 0.771572 & 0.681874 & 0.638888 & 0.64232 & 0.724711 \end{pmatrix}$	
Error (Rel)	$\begin{pmatrix} 26.3601 & 28.1701 & 29.09 & 29.2025 & 28.5646 & 27.2202 & 25.2148 \\ 28.1701 & 29.9357 & 30.833 & 30.9427 & 30.3204 & 29.0091 & 27.053 \\ 29.09 & 30.833 & 31.7188 & 31.8271 & 31.2128 & 29.9182 & 27.9871 \\ 29.2025 & 30.9427 & 31.8271 & 31.9353 & 31.3219 & 30.0294 & 28.1014 \\ 28.5646 & 30.3204 & 31.2128 & 31.3219 & 30.7031 & 29.3989 & 27.4535 \\ 27.2202 & 29.0091 & 29.9182 & 30.0294 & 29.3989 & 28.0702 & 26.0882 \\ 25.2148 & 27.053 & 27.9871 & 28.1014 & 27.4535 & 26.0882 & 24.0516 \end{pmatrix}$	

The result of system work is IP Core, optimum, parameterized and ready for the further use in complex systems.

Parameters of realization: 1. OS: Windows XP, Windows 2000, Windows 98.2. The environment of development: Borland C ++ Builder. 3. Technology: VCL. 4. The size of a package of installation: ~ 3 Mb. 5. Speed of performance: ~1 sec. 6. Technology of development of software product: descending designing - from the general - to particular. 7. Testing: configurations are successfully generated, modeled Active HDL 6.1, synthesized Synplify Pro 7.1, Mathematica. 8. Requirements: 16 Mb RAM, 200 MHz CPU. 9. Number of lines of a code: 10000.10) Number of program modules: 15.

4. References

- [1] Bergeron J. Writing testbenches: functional verification of HDL models. Boston: Kluwer Academic Publishers, 2001. 354 p.
- [2] Charles H. Roth, Jr. Digital Systems Design Using VHDL. Boston: PWS Publishing Company, 20 Park Plaza, Noston, MA 02116-4324 1998. 470 c. (ISBN 0-534-95099).
- [3] Bibilo P.N. Syntez logicheskikh shem s ispolzovaniem jazika VHDL. M.: Solomon-P, 2002. 384 s. (in Russian).
- [4] Grushvitskiy R.I., Mursaev A.H., Ugrumov E.P. Proektirovaniye sistem na mikroshemah programmiruemoy logiki. СПб.: БХВ-Петербург, 2002. 608 s. (in Russian).

- [5] *Knyishev D.A., Kuzelin M.O.* PLIS firmy "Xilinx": opisanie strukturny osnovnih semeystv. M.: Izdat. dom "Додэка-XXI", 2001. 238 s. (in Russian).
- [6] *Soloviev V.V.* Proektirovanie tsifrovih shem na osnove programmiruemyh logicheskikh integralnyh shem. Goryachaya liniya-Telekom, 2001. 636 s.
- [7] *Semenets V.V., Hahanova I.V., Hahanov V.I.* Proektirovanie tsifrovyh sistem s ispolzovaniem jazyka VHDL. Kharkov, 2003. 510 s. (in Russian).
- [8] *D'jakonov V..* MATLAB 6.5 SP1/7.0 + Simulink 5/6. Obrabotka signalov I proektirovanie filtrov. M.: Nauka. 1999. 561 s. (in Russian).
- [9] *Chumachenko S.V.* Summirovaniye izbrannih ryadov pri modelirovaniyi radioelektronnyh ustroistv. Kharkov: XHУРЭ, 2005. 174 s. (in Russian).
- [10] *Chumachenko S.V.* Verifikatsiya metoda summirovaniya kratnih ryadov v RKHS // Radioelektronika i Informatika. 2005. № 2(31). S. 83–85 (in Russian).
- [11] *Chumachenko S.V.* Summirovaniye dvoynih ryadov na osnove metodov RKHS // Radioelektronika i Informatika. 2004. № 4(29). S. 140-143 (in Russian).
- [12] *Chumachenko S.V.* Teoremy o nekotorih integralnih tozhdestvah na osnove metodov RKHS // Radioelektronika i Informatika. 2004. № 1(26). S. 113-115 (in Russian).
- [13] *Chumachenko S.V.* Chislennoe obosnovanie summirovaniya ryadov v RKHS // Radioelektronika i Informatika. 2005. № 1(30). S. 111–114 (in Russian).
- [14] *Chumachenko S., Kirichenko L.* RKHS-Methods at Series Summation for Software implementation // International Conferences on Information Theories and Applications. Proc. of Third International Conference "Information research, applications, and education". Varna-Sofia, Bulgaria. June, 2005. P. 124–129.
- [15] *Chumachenko S.V., Chugurov I.N., Chugurova V.V.* Verification And Testing RKHS Series Summation Method // Proc. of IEEE EWDTW, 2005. Odessa, September 15-19. P. 285-287.
- [16] *Svetlana Chumachenko, Vladimir Hahanov.* Reproducing Transformations method for IP-core of summatory and integral equations solving // Proc. of DSD 2004 Euromicro Symposium on Digital System Design: Architectures, Methods and Tools. August 31 - September 3, 2004. Rennes – France. 2 p.

AUTHORS INDEX

- Adamov Alexander 122
 Afanasiev I. 156
 Aghababa Hossein 291
 Ahmad Fuad Bader 153
 Aleksanyan K. 72
 Alhusein Mahmoud 467
 Almaid M.K. 317
 Al-Qudah Kalid 467
 Al-Salaymeh Ahmed 467
 Andrienko V.A. 317
 Andrushchak Anatolij 179
 Angelov George 311
 Antonio A. de Alecrim Jr. 272
 Antonova Olga 311
 Austin Mick 231
 Ayupov Andrey 143
 Babakov R.M. 153
 Babich Anna 278
 Bagayev D.V. 247
 Barkalov A.A. 153, 167, 171
 Belkin Victor 76
 Bengtsson Tomas 42
 Benso A. 11
 Bisikalo O.V. 440
 Bodyanskiy Ye. 403
 Boichuk Maryna 257
 Bombieri Nicola 100
 Bosio A. 11
 Boule K. 149
 Bulatowa Irena 420
 Burachok R.A. 464
 Burkhatovskaya Yu. B. 355
 Butorina N.B. 355
 Bykova V. 327
 Chaitanya Mehandru 252
 Chapenko V. 149
 Cheglikov Denis 126
 Chekmez A.V. 453
 Chemeris Alexander 423
 Cho J.D. 175
 Chumachenko S. 322
 Chuivilo Oleg 252
 Danielyan Lev 108
 Demyanishyn N. 179
 Denisov Yegor 264
 Devadze Sergei 241
 Dimitrova-Grekow Teodora 420
 Dmitrienko V.D. 428
 Doroshenko Anatoliy 305
 Draganov Valentin 311
 Dronyuk I.M. 464
 Drozd A. 461
 Drozd J. 461
 Eles P. 16
 El-Khatib A.I. 89
 Ellervee Peeter 282
 Elyasi Komari Iraj 202
 Engel E.A. 450
 Erzin A.I. 175, 296
 Evgrafov Vyacheslav 267
 Evseev V.V. 472
 Eyck Jentzsch 41
 Fallahi Ali 217
 Fedeli Andrea 116
 Filaretov V.F. 184
 Firuman A.C. 247
 Fomina E. 327
 Forouzandeh Behjat 291, 456
 Foty Daniel 29
 Fuchs G. 59
 Fummi Franco 100
 Gama Márcio 272
 Gavryushenko Andiry 255
 Ghazanfari Leyla S. 291
 Girard P. 47
 Gladkikh T.V. 428
 Globa L.S. 453
 Gorbenko Anatoliy 202
 Gorobets O. 257
 Grol V. 217
 Grzes Tomasz 420
 Guz Olesya 226
 Haddadi Abbas 456
 Hahanov Vladimir 53, 132, 226, 257, 322, 327
 Hahanova A. 53
 Hahanova I.V. 327
 Hakobyan Sergey 108
 Hammad Mahmoud 467
 Handl T. 59
 Hanna Laba 179
 Harutunyan G. 68
 Hedayatollah Bakhtari 189
 Heiber Jan 59
 Ivanov Andre 22
 Ivanov D.E. 89
 Izosimov V. 16
 Jerraya Ahmed 23
 Jervan Gert 282
 Jutman Artur 42
 Kajdan Mykola 179
 Kamenuka Eugene 278
 Kaminska Maryna 226
 Karasyov Andrey 126
 Karatkevich Andrei 112
 Karavay Michail F. 24
 Kascheev N. 222
 Kashpur Oleg 255
 Kasprowicz Dominik 301
 Khadrawi A. F. 366
 Kharchenko V. 190, 194, 198
 Klimov A.V. 436
 Klimowicz Adam 420
 Klymash M.M. 464
 Kolopieńczyk Małgorzata 171
 Korobko Olga 344
 Kot T.N. 453
 Krasovskaya A. 257
 Krivoullya Gennady 344
 Kulak Elvira 226
 Kumar Shashi 42
 Ladyzhensky Y.V. 339, 385
 Landrault C. 47
 Lange E. 149
 Leonov S.Yu. 428
 Lipchansky Alexey 344
 Litvinova E.I. 472
 Lobachev M. 461
 Lukashenko Olga 122
 Majed Omar Al-Dwairi 414
 Man K.L. 116
 Marchenko A. 143, 156
 Margarian Pavlush 140
 Matrosova A.Yu. 355
 Melnik D. 53
 Melnikova Olga 322
 Mercaldi Michele 116
 Moikov Nikolay P. 348
 Moraes Marlon 272
 Mosin Sergey 236
 Mostovaya Karina 278
 Miroshnychenko Yaroslav 122
 Mytsyk Bohdan 179
 Novák Ondřej 206
 Nevludov I.Sh. 472
 Obrižan Volodymyr 255
 Ostanić S. 380
 Ostroumov Sergii 194
 Ostrovskij Igor 179
 Panteleev Victor V. 443
 Paolo Prinetto 11
 Parfentiy Oleksandr 278
 Peng Zebo 16, 42
 Petrenko A.I. 239
 Piccoli Leonardo 272
 Plotnikov Pavel V. 332
 Plushch Yuri 423
 Plyatsek Oleg E. 414
 Podkolzin N. 264
 Podyablonsky F. 222
 Ponomarjova A.V. 472
 Pop P. 16
 Popoff Y.V. 339
 Popov S. 403
 Potapova K. 189
 Pravadelí Graziano 100
 Pravossoudovitch S. 47
 Prokhorova Julia 190
 Ragozin Dmitry V. 348
 Rebhi A. Damseh 361
 Reis Ilkka 231
 Renovell Michel 482
 Reza Kolahi 461
 Reznikova Svetlana 423
 Riznyk Oleg 335
 Romankevych A. 217
 Romankevych V. 189
 Rousset A. 47
 Rozenfeld Vladimir 163
 Ruban I.V. 390
 Ryabtsev V.G. 317
 Saatchyan Armen 252
 Safari Saeed 456
 Salauyou Valery 420
 Salwa Mrayyan 366
 Sameh Abu-Dalo 366
 Saposhnikov V.V. 287
 Saposhnikov VL.V. 287
 Samvel Shoukourian 39
 Savino A. 11
 Schellekens M.P. 116
 Shannak Ben bella 467
 Sharshunov Sergey 76
 Shevchenko Ruslan 305
 Shipunov Valeriy 255
 Shishkin Aleksandr V. 386
 Shkil Alexandr 126
 Sinelnikov V. 24
 Skobelev Volodymyr 82
 Skobtsov V.Y. 95
 Skobtsov Y.A. 89, 95
 Skvortsova Olga
 Smelyakov K.S. 390
 Smelyakova A.S. 390
 Smirnov Iouri 163
 Sokolov Maxim A. 348
 Sorudeykin Kirill 327
 Sparks Anthony 231
 Speranskiy D. 371, 436
 Steininger A. 59
 Sudnitsion Alexander 241
 Syrevitch Yevgeniya 126
 Ter-Galstyan Arik 313
 Teslenko G.A. 385
 Titarenko Larysa, 167, 171
 Tsot Yuri R. 375
 Tymochko A.I. 390
 Ubar Raimund 42
 Umnov Alexey L. 348
 Urganskov D.I. 287
 Ushakov A.A. 194
 Valkovskii Vladimir 335
 Vardanian Valery 68, 72
 Vargas Fabian 272
 Venger O. 156
 Virazel A. 47
 Wegrzyn A. 407, 477
 Wegrzyn M. 477
 Wisniewski R. 167
 Yakymets Nataliya 198
 Yeliseev V. 53
 Yarmolik S.V. 212
 Yarmolik V.N. 212
 Yazik Andrey 264
 Yegorov Oleksandr 264
 Yeliseev V. 53
 Yevtushenko N.V. 397
 Zaharchenko Oleg 132
 Zalyubovsky V.V. 175, 296
 Zangerl F. 59
 Zaychenko S. 122, 132
 Zdeněk Plíva 206
 Zerbino Dmitry 335
 Zharikova S.V. 397
 Zhreb Konstantin 305
 Zhuravlev Alexander 163
 Zorian Yervant 22, 39
 Zuev A.V. 184