Please use this identifier to cite or link to this item: http://openarchive.nure.ua/handle/document/9588
Title: Testability Increasing Method by Introducing Hardware Redundancy in the Easy-tested Finite State Machines
Authors: Галкін, П. В.
Зайченко, О. Б.
Мірошник, М. А.
Цехмістро, Р. І.
Keywords: easy tested finite state machine
Hamiltonian cycle
distinguishing sequence
homing sequence
shift register
FPGA
Issue Date: 2019
Publisher: NURE
Citation: Marina Miroshnyk, Pavlo Galkin, Olga Zaichenko, Roman Tsekhmistro Testability Increasing Method by Introducing Hardware Redundancy in the Easy-tested Finite State Machines // First International Scientific and Practical Conference “Theoretical and Applied Aspects of Device Development on Microcontrollers and FPGAs” MC&FPGA-2019, Kharkiv, Ukraine, pp 9-11
Abstract: Testability increasing methods by introducing hardware redundancy into the circuit implementation are sufficiently developed and widely used in the design. Since the construction of the testing sequence is based on the use of automaton diagrams, it eliminates the need to analyze the circuit implementation of the remote control when building a diagnostic experiment. This approach allows us to extend the class of detectable faults, which in structural-analytical test generation methods is limited, as a rule, to a multitude of single constant faults. The use of automaton models in the construction of tests allows to detect any malfunction that changes the automaton diagram of a serviceable remote control and does not increase the number of states of remote control memory elements. There was described finite state machine using hardware description language. The method of computer-aided design of the easytested control FSM by introducing the hardware redundancy is presented in the paper. The FSM model is represented in VHDL in the form of the FSM template. The solution way is to add additional fragments of the VHDL code, which ensure the forced setting of the FSM into an arbitrary state without the use of synchronizing sequences. The use of the shift register in the memory part of the control FSM for organizing the path scanning was considered. The method of FSM state table expansion, which ensures the mode of bypassing all nodes of the FSM’ state diagram in the diagnostic mode was proposed.
URI: https://doi.org/10.35598/mcfpga.2019.002
https://mcfpga.nure.ua/en/conf-en/2019-mcfpga/10-35598-mcfpga-2019-002
http://openarchive.nure.ua/handle/document/9588
Appears in Collections:Кафедра проектування та експлуатації електронних апаратів (ПЕЕА)

Files in This Item:
File Description SizeFormat 
Galkin_Mirochnyk_Zaichenko_Tsekhmistro_MCFPGA_2019.pdf501.54 kBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.