За технічних причин Електронний архів Харківського національного університету радіоелектроніки «ElAr КhNURE» працює тільки на перегляд. Про відновлення роботи у повному обсязі буде своєчасно повідомлено.
 

Публікація:
Testing Challenges of SOC Hardware-Software Components

dc.contributor.authorHahanov, V. I.
dc.contributor.authorObrizan, V.
dc.contributor.authorMiroshnichenko, S.
dc.contributor.authorGorobets, A.
dc.date.accessioned2016-09-06T07:14:50Z
dc.date.available2016-09-06T07:14:50Z
dc.date.issued2008
dc.description.abstractInnovative testable design technologies of hardware and software, which oriented on making graph models of SoC components for effective test development and SoC component verification, are considered. Adaptation of testing and verification methods of digital systems can bring in big financial and time dividends, when using for testable design and diagnosis of software. Consideration of the following questions can be interesting: 1. Classification of key uses of SoC testable design technologies in software testing and verification problems. 2. Universal model of hardware and software component in the form of directed register transfer and control graph, on which the testable design, test synthesis and analysis problems can be solved. 3. Metrics of testability (controllability and observability) evaluation for hardware and software by the graph register transfer and control model. The silicon chip that is basis of computers and communicators development has to be considered as the initiate kernel of new testing and verification technologies appearance in software and computer engineering. A chip is used as test area for new facilities and methods creation and testing for component routing, placement, synthesis and analysis. Technological solutions, tested by time in microelectronics, then are captured and implemented into macroelectronics (computer systems and networks). Here are some of artifacts, relating to the continuity of technological innovations developmentuk_UA
dc.identifier.citationHahanov Vladimir Testing Challenges of SOC Hardware-Software Components /Vladimir Hahanov, Volodimir Obrizan, Sergey Miroshnichenko, Alexander Gorobets //Proceedings of IEEE East-West Design & Test Symposium (EWDTS’08)uk_UA
dc.identifier.urihttp://openarchive.nure.ua/handle/document/2121
dc.language.isoenuk_UA
dc.publisherEWDTSuk_UA
dc.subjecttesting challengesuk_UA
dc.subjectSOCuk_UA
dc.subjecthardware-software componentsuk_UA
dc.titleTesting Challenges of SOC Hardware-Software Componentsuk_UA
dc.typeArticleuk_UA
dspace.entity.typePublication

Файли

Оригінальний пакет
Зараз показано 1 - 1 з 1
Завантаження...
Зображення мініатюри
Назва:
Обризан_EWDTS_2008.pdf
Розмір:
1.14 MB
Формат:
Adobe Portable Document Format
Ліцензійний пакет
Зараз показано 1 - 1 з 1
Немає доступних мініатюр
Назва:
license.txt
Розмір:
9.42 KB
Формат:
Item-specific license agreed upon to submission
Опис: