Browsing by Title

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 715 to 734 of 7173 < previous   next >
Issue DateTitleAuthor(s)
2001Unsteady diffraction by an nonclosed coneDoroshenko, V. A.; Kravchenko, V. F.
2015Usage of F-transform to finding informative parameters of rhinomanometric signalsЄрохін, А. Л.; Нечипоренко, А. С.; Бабій, А. С.; Турута, О. П.
2016Usage of Phase Space Diagram to Finding Significant Features of Rhinomanometric SignalsЄрохін, А. Л.; Нечипоренко, А. С.; Турута, О. П.; Бабій, А. С.; Магдаліна, І. В.
2017Use Cookies to personalize the user and the analysis of its behaviorТиха, Т. В.
2004Use of parallelism in finite state machines. Mathematical levelKrivoulya, G.; Nemchenko, O.
2017Using of Color Model and Contrast Variation in Wavelet Ideology for Study Megaloblastic Anemia CellsLyashenko, V.; Babker, A.
2013Using of linearized approach for crossed–fields devices’ modelingKorchakova, A. S.; Nikitenko, O. M.
2017Using the method for detection correlation pleyades association between indicators of cerebrovascular diseaseVysotska, O. V.; Rysovana, L. M.; Alekseienko, R. V.
2016Using the methodology of wavelet analysis for processing images of cytology preparationsLyashenko, V.; Babker, A.; Kobylin, O.
2016Using the Properties of Wavelet Coefficients of Time Series for Image Analysis and ProcessingLyashenko, V.; Matarneh, R.; Deineko, Z.
2013V Студентська міжвузівська науково-практична конференція «Життєвий шлях та творча спадщина Т.Г. Шевченка: історико-філологічний погляд»-
2011Variants of Topology Editing Strategy in the Subsystem of Printed Circuit Boards Manufacturability ImprovementPanchak, R.; Kolesnyk, K.; Lobur, M.
2008Vector-Logical Diagnosis Method for SOC FunctionalitiesHahanov, Vladimir; Guz, Olesya; Kulbakova, Natalya; Davydov, Maxim
2011Verification and Diagnosis of SoC HDL-codeHahanov, Vladimir; Park, Dong Won; Guz, Olesya; Galagan, Sergey; Priymak, Aleksey
2005Verification and testing RKHS series summation method for modelling radio electronic devicesChumachenko, S. V.; Chugurov, I. N.; Chugurova, V. V.
2008Verification Challenges of Clock Domain CrossingsZaychenko, S.; Melnik, D.; Lukashenko, O.
2004Verification tests generation features for microprocessor- based structuresKrivulya, Gennadiy; Shkil, Alexandr; Syrevitch, Yevgeniya; Antipenko, Olga
2002VHDL для проектирования компьютерных устройствКривуля, Г. Ф.; Хаханов, В. И.; Семенець, В. В.
2003VHDL – модель проектирования преобразователей кодовГолян, В. В.
2015VI Студентська міжвузівська науково-практична конференція «Україна у світових війнах ХХ ст.»-