


KHARKOV NATIONAL UNIVERSITY OF RADIOELECTRONICS

# **Proceedings of IEEE East-West Design & Test Symposium (EWDTS'08)**

Copyright © 2008 by The Institute of Electrical and Electronics Engineers, Inc.

**SPONSORED BY**

**IEEE Computer Society Test Technology Technical Council**



**Lviv, Ukraine, October 9 – 12, 2008**

## CONTENTS

A Systematic Approach for Evaluating Satellite Communications Systems <b>Stefano Di Carlo, Paolo Prinetto, Alessandro Savino, Gabriele Tiotto, Paola Elia .....</b>	13
Facilitating Testability of TLM FIFO: SystemC Implementations <b>Homa Alemzadeh, Marco Cimei, Paolo Prinetto, Zainalabedin Navabi.....</b>	17
A Model for Resistive Open Recursivity in CMOS Random Logic <b>M. Renovell, M. Comte, N. Houarche, I. Polian, P. Engelke, B. Becker .....</b>	21
An Optimized CLP-based Technique for Generating Propagation Sequences <b>F. Fummi, V. Guarnieri, C. Marconcini, G. Pravadelli .....</b>	25
Validation of a Mixed-Signal Board ATPG Method <b>Val'erie-Anne Nicolas, Bertrand Gilles, Laurent Nana .....</b>	29
A Low-Cost Optimal Time SICP air Generator <b>I. Voyiatzis, H. Antonopoulou .....</b>	35
Selected Cost Factors in Modeling and Testing Hardware and Semiconductor Defects by Dynamic Discrete Event Simulation <b>Jack H. Arabian .....</b>	41
HotSpot : Visualising Dynamic Power Consumption in RTL Designs <b>T. English, K.L. Man, E. Popovici and M.P. Schellekens .....</b>	45
Characterization of CMOS Sequential Standard Cells for Defect Based Voltage Testing <b>A. Wielgus and W. A. Pleskacz .....</b>	49
Testing the Control Part of Peripheral Interfaces <b>S. Zielski, J. Sosnowski.....</b>	55
Concurrent Processes Synchronisation in Statecharts for FPGA implementation <b>Grzegorz Łabiak, Marian Adamski .....</b>	59
Parallel Fault Simulation on Multi-core Processors <b>Dmitry E. Ivanov .....</b>	65
Synthesis of control unit with code sharing and chain modifications <b>Alexander Barkalov, Larysa Titarenko, Jacek Bieganski.....</b>	68
FSMs Implementation into FPGAs with Multiple Encoding of States <b>Arkadiusz Bukowiec, Alexander Barkalov and Larysa Titarenko .....</b>	72
Reduction in the number of PAL macrocells for the effective Moore FSM implementation <b>A. Barkalov, L. Titarenko, S. Chmielewski.....</b>	76
Partial Reconfiguration of Compositional Microprogram Control Units implemented on an FPGA <b>R. Wisniewski, Alexander A. Barkalov, Larysa Titarenko .....</b>	80

Coverage-Directed Verification of Microprocessor Units Based on Cycle-Accurate Contract Specifications <b>Alexander Kamkin</b> .....	84
Code-Probability Entities for Constrained-Random Verification <b>Diana Bodyan, Ghennady Bodyan</b> .....	88
Multidimensional Loop Fusion for Low-Power <b>Dmytro Lazorenko</b> .....	92
A Synthesis of Common Models of Finite State Machines Using Input and Output Registers of Programmable Logic Devices <b>Adam Klimowicz, Valeri Soloviev</b> .....	96
An advanced Method for Synthesizing TLM2-based Interfaces <b>Nadereh Hatami, Zainalabedin Navabi</b> .....	104
Testing Combinational QCA Circuits <b>Mehdi Azimipour</b> .....	108
Dependability and Complexity Analysis of Inter-channel Connection Schemes for “N out of M” System-on-Chip <b>Vyacheslav Kharchenko, Vladimir Sklyar, Georgiy Chertkov, Yuriy Alexeev, Ladislav Novy</b> .....	113
Safety-Critical Software Independent Verification Based on Measurement of Invariants during Static Analysis <b>Serhiyenko Volodymyr, Zabolodko Valeriy</b> .....	117
Designing High Productivity Parallel Algorithms with Algebraic and Heuristic Programming Techniques <b>Anatoliy Doroshenko, Mykola Kotyuk, Sergiy Nikolayev, Olena Yatsenko</b> .....	121
Multiple Run Memory Testing for PSF Detection <b>I. Mrozek , V.N. Yarmolik, E. Buslowska</b> .....	125
The analysis of the start up control parameters of the asynchronous electric traction motors <b>Gabriel Popa, Razvan A. Oprea, Sorin Arsene</b> .....	131
A novel timing-driven placement algorithm using smooth timing analysis <b>Andrey Ayupov, Leonid Kraginskiy</b> .....	137
Digital Lock Detector for PLL <b>Vazgen Melikyan, Aristakes Hovsepyan, Mkrtich Ishkhanyan, Tigran Hakobyan</b> .....	141
Diagnosis of SoC Memory Faulty Cells for Embedded Repair <b>Vladimir Hahanov, Eugenia Litvinova, Karina Krasnoyaruszhskaya, Sergey Galagan</b> .....	143
Testing Challenges of SOC Hardware-Software Components <b>Vladimir Hahanov, Volodimir Obrizan, Sergey Miroshnichenko, Alexander Gorobets</b> ....	149

SoC Software Components Diagnosis Technology <b>Svetlana Chumachenko, Wajeb Gharibi, Anna Hahanova, Aleksey Sushanov</b>	155
Vector-Logical Diagnosis Method for SOC Functionalities <b>Vladimir Hahanov, Olesya Guz, Natalya Kulbakova, Maxim Davydov</b>	159
Testability analysis method for hardware and software based on assertion libraries <b>Maryna Kaminska, Roman Prihodchenko, Artem Kubirya, Pavel Mocar</b>	163
Different observation time strategies of outputs in diagnostics of sequential digital circuits <b>Yu. A. Skobtsov, V. Yu. Skobtsov</b>	168
Design and Implementation of a Parallel Adaptive Filter Using PBS-LMS Algorithm in a Convex Structure <b>Ali Fathiyan, M. Eshghi</b>	173
An IEEE 1500 Compatible Wrapper Architecture for Testing Cores at Transaction Level <b>Fatemeh Refan, Paolo Prinetto, Zainalabedin Navabi</b>	178
Power-Aware Embedded Software Design <b>Fabian Vargas, Cláudia A. Rocha, Luís Fernando Cristófoli, Luciano Rocha</b>	182
System Level Hardware Design and Simulation with System Ada <b>Negin Mahani, Parnian Mokri, Zainalabedin Navabi</b>	190
Automating Hardware/Software Partitioning Using Dependency Graph <b>Somayyeh Malekshahi, Mahshid Sedghi, Zainalabedin Navabi</b>	196
Reliable NoC Architecture Utilizing a Robust Rerouting Algorithm <b>Armin Alaghi, Mahshid Sedghi, Naghmeh Karimi, Mahmood Fathy, Zainalabedin Navabi</b>	200
Method for Modeling and Fault Simulation using Volterra kernels <b>Pavlenko V., Fomin O.</b>	204
Parity Prediction Method For On-Line Testing a Barrel-Shifter <b>Drozd A., Antoshchuk S., Rucinski A., Martinuk A.</b>	208
RTL-TLM Equivalence Checking Based on Simulation <b>Nicola Bombieri, Franco Fummi, Graziano Pravadelli</b>	214
Estimation of the FPAA specification with use of the Artificial Neural Network <b>Damian Grzechca, Tomasz Golonek</b>	219
TUFFAN: A TLM Framework for Fast Architecture Exploration of Digital Systems <b>Sheis Abolmaali, Parisa Razaghi and Zainalabedin Navabi</b>	223
Code Optimization for Enhancing SystemC Simulation Time <b>Homa Alemzadeh, Soheil Aminzadeh, Reihaneh Saberi, Zainalabedin Navabi</b>	227

Automatic Test Pattern Generation Algorithm for Bridging Faults in Sequential Circuits <b>F. Podyablonsky, N. Kascheev</b> .....	231
Test Suite Consistency Verification <b>Sergiy Boroday, Alexandre Petrenko, Andreas Ulrich</b> .....	235
A 403-MHz Fully Differential Class-E Amplifier in 0.35 $\mu$ m CMOS for ISM Band Applications <b>Ghulam Mehdi, Naveed Ahsan, Amjad Altaf, Amir Eghbali</b> .....	239
Signal Processing Verification System for the Programmable Digital Matched Filter <b>Kharchenko H.V., Makovetskiy S.O., Tkulich I.O., Tsopa O.I., Vdovychenko Y.I</b> .....	243
Building a Research Framework for Integrated Circuit Physical Design <b>Andrey Kamaev, Kirill Korniyakov, Iosif Meyerov, Alexey Sidnev, Artem Zhivoderov</b> .....	251
A High-speed and High Precision IDDQ Measurement for Consumer and Communication SoCs <b>Yoshihiro Hashimoto, Yasuo Furukawa, Nguyen Ngoc Mai Khanh</b> .....	254
Creating Test Environment for Consumer Video Devices <b>Andrew Johnson, Oleksandr Yegorov</b> .....	258
An Efficient Inner (De)Interleaver Architecture for DVB-T systems <b>Mojtaba Rezayi, Mohammad Eshghi, and Hamid Reza Tanhaei</b> .....	259
Redundant tests optimization <b>Dmitriy Speranskiy, Ekaterina Ukolova</b> .....	263
Sensor Web and Grid Technologies for Flood Applications <b>N. Kussul, A. Shelestov, S. Skakun, Yu. Gripich</b> .....	267
Persian Digit Recognition by Fourier Coefficients and Neural Networks <b>Nasim Kazemifard, Pedram Azimi, Saeed Mozaffari</b> .....	271
Deterministic Distinguishing Tests for Given Fault of Discrete Device Synthesis <b>Dmitriy Speranskiy, Ivan Ukolov</b> .....	276
Digital Implementation of General Regression Neural Network for Function Approximation Applications <b>Saber Moradi, Mahmoud Tabandeh, Nasser Sadati</b> .....	281
Hardware Implementation of Exponential Function Using a Mathematical approach <b>Saber Moradi, Mahmud Tabandeh, Nasser Sadati</b> .....	285
Automated Generation of Register Transfer Graph for Processors <b>Victor Belkin</b> .....	289
One Approach to Fault Dictionary Size Reduction <b>Sergey Mironov, Dmitriy Speranskiy</b> .....	295
Software engineering for recognition of electronic elements on the circuit board <b>Dmitry Bagayev, Pavel Khrustalev</b> .....	301

Automatic Identification of Radiotelephone Transmissions in the Maritime Communication <b>Aleksandr V. Shishkin</b> .....	306
QCA Parallel Prefix Adder Design <b>S. Arab, H. Aghababa, B. Forouzandeh</b> .....	310
Simple march tests for PSF detection in RAM <b>Ireneusz Mrozek, Eugenia Buslowska</b> .....	314
Improved Digital Signature Protocols On Elliptic And Hyperelliptic Curves <b>Dolgov V.I., Nelasa G.V</b> .....	320
Cascade Structural Encoding of Binary Arrays <b>Vladimir Barannik, Anna Hahanova</b> .....	322
Mapping DSP Algorithms into FPGA <b>Oleg Maslennikov, Anatolij Sergiyenko, Tatyana Lesyk</b> .....	325
Precision of FTMPs reliability evaluation based on statistical experiments <b>Romankevych A., Romankevych V., Chernyavskaya K</b> .....	331
Discrete model for dynamics analysis of the nonlinear oscillating systems with long transient processes and complicated nature <b>Zayats Vasyl</b> .....	332
Deriving test suites for timed Finite State Machines <b>M. Gromov, D. Popov, N. Yevtushenko</b> .....	339
Checker Design for Arbitrary Subset of Unordered Code Words <b>A. Matrosova, A. Malgin, N. Butorina</b> .....	346
Multiple Stuck-at Fault and Path Delay Fault Testable Circuits <b>A. Matrosova, V. Andreeva, A. Melnikov, E. Nikolaeva</b> .....	356
Minimizing Path Length in Digital Circuits Based on Equation Solving <b>N.Kushik, G.Sapunkov, S.Prokopenko, N.Yevtushenko</b> .....	365
Utilizing HDL Simulation Engines for Accelerating Design and Test Processes <b>Najmeh Farajipour, S. Behdad Hosseini and Zainalabedin Navabi</b> .....	371
Performance evaluation of In-Circuit Testing on QCA based circuits <b>Nasim Kazemifard, Maryam Ebrahimpour, Mostafa Rahimi, Mohammad Tehrani, Keivan Navi</b> .....	375
Partitioning, Floor planning and detailed placement and routing techniques for schematic generation of analog netlist <b>Bikram Garg, Rajeev Sehgal, Ashish Agrawal, Amarpal Singh, Manish Khanna</b> .....	379
Parallel computer emulator for digital devices modeling <b>Alexander Chemeris, Svetlana Reznikova</b> .....	383

The Oscillations of an Overhead Contact Line Due to the Pantograph Raising <b>R.A. Oprea, G.C.Popa, S.Arsene</b> .....	387
Reverse Semantic Quality Control Methods in Software Engineering <b>Vladimir L. Pavlov, Anatoliy Doroshenko, Konstantin Zhereb, Olexii Kuchaev</b> .....	393
The Interplay of Reliability and Power Consumption in Design of SEU-Tolerant Latches for DSM Technology <b>M. Fazeli, S. G. Miremdi, A. Patooghy</b> .....	399
Evaluation of a Concurrent Error Detection Technique Using Power Supply Disturbance Fault Injection <b>M. Fazeli, A. Patooghy and S.G. Miremadi</b> .....	405
Embodying of High Performance Computation in Matlab Parallel Computing Toolbox for Detection of Spread Spectrum Signals <b>Bohdan Yavorsky</b> .....	411
Implementation of Finite State Machines on the Basis of an Embedded Memory Block <b>V. Chapenko, K. Boule</b> .....	414
On Macroplaces in Petri Nets <b>Andrei Karatkevich</b> .....	418
Testing of hardware and software for FPGA-based critical systems <b>Yuliya Prokhorova, Sergey Ostroumov, Vladimir Sklyar</b> .....	423
Luxury Wallet – new generation of the SoC based consumer products <b>Mikhail Lodygin</b> .....	427
Descriptor Neural Networks And Singular Implicit Dynamic Systems <b>Rutkas A.A.</b> .....	429
Tools of the Computer Testing of Knowledge in Mathematical Disciplines <b>Shkil A.S., Naprasnsk S.V., Tsimbaluyk E.S., Garkusha E.V.</b> .....	431
Software for problem components estimation in photometric stereo reconstruction <b>Bohdan Rusyn, Yuriy Lysak, Oleksiy Lutsyk</b> .....	434
Method of Digital Treatment of the Information Received by Space Diversity Radars <b>Dmitriy Vasiliev</b> .....	436
Verification Challenges of Clock Domain Crossings D. Melnik, S. Zaychenko, O. Lukashenko .....	438
<b>AUTHORS INDEX</b> .....	441

# IEEE EAST-WEST DESIGN AND TEST SYMPOSIUM 2008

## ORGANISING COMMITTEE

### General Chairs

V. Hahanov – Ukraine  
Y. Zorian – USA

### General Vice-Chairs

M. Karavay – Russia  
R. Ubar – Estonia

### Program Chairs

S. Shoukourian – Armenia  
D. Speranskiy – Russia

### Program Vice-Chairs

M. Renovell - France  
Z. Navabi - Iran

### Publicity Chairs

C. Landrault - France  
S. Mosin – Russia

### Program Committee

E. J. Aas – Norway  
J. Abraham – USA  
A. Barkalov – Poland  
R. Bazylevych – Ukraine  
A. Drozd – Ukraine  
E. Evdokimov – Ukraine  
A. Chatterjee – USA  
E. Gramatova – Slovakia  
S. Hellebrand – Germany  
A. Ivanov – Canada  
V. Kharchenko – Ukraine  
K. Kuchukjan – Armenia

A. Matrosova – Russia  
V. Melikyan - Armenia  
O. Novak – Czech Republic  
A. Orailoglu – USA  
Z. Peng – Sweden  
A. Petrenko – Ukraine  
P. Prinetto – Italy  
J. Raik – Estonia  
A. Romankevich – Ukraine  
A. Ryjov – Russia  
R. Seinauskas – Lithuania  
S. Sharshunov – Russia  
A. Singh – USA  
J. Skobtsov – Ukraine  
A. Stempkovsky – Russia  
V. Tverdokhlebov – Russia  
V. Vardanian - Armenia  
V. Yarmolik – Byelorussia  
A. Yessayan – Armenia

### Steering Committee

M. Bondarenko – Ukraine  
V. Hahanov – Ukraine  
R. Ubar – Estonia  
Y. Zorian – USA

### Organizing Committee

S. Chumachenko – Ukraine  
M. Kaminska – Ukraine  
N. Kulbakova – Ukraine  
M. Lobur – Ukraine  
V. Obrizan – Ukraine  
T. Sviridova – Ukraine

## EWDTS CONTACT INFORMATION

Prof. Vladimir Hahanov  
Design Automation Department  
Kharkov National University of Radio Electronics,  
14 Lenin ave,  
Kharkov, 61166, Ukraine.

Tel.: +380 (57)-702-13-26  
E-mail: hahanov@kture.kharkov.ua  
Web: [www.ewdtest.com/conf/](http://www.ewdtest.com/conf/)



# Tools of the Computer Testing of Knowledge in Mathematical Disciplines

Shkil A.S., Naprasnsk S.V., Tsimbaluyk E.S., Garkusha E.V.  
*Kharkov National University of Radio Electronics*

## Abstract

*Issues of using different forms of test tasks for testing knowledge in mathematical disciplines in computer knowledge testing system OpenTEST2 are presented. It is suggested to use delay of right answers appearance in test tasks of closed type and regular expressions for setting etalons in opened type test tasks.*

## 1. Knowledge testing system OpenTEST2

Recently, testing of knowledge is used for controlling knowledge quality, rating, and students and university entrants selection and for different professional selections. Computer knowledge testing systems are widely used for the improvement of testing quality.

Computer knowledge testing system OpenTEST2 is developed in Kharkov National University of Radio Electronics (KHNURE) [1], at creation of which web-technologies language of server scripts PHP, HTML, XML, and JavaScript languages were used. Database under MYSQL management was used for storage of all information. The group Apache2+PHP5+Mysql5 is a server, and any Internet browser is clients.

A testing process consists of the following stages: creation of test, creation of test groups, setting of testing parameters, realization of testing and its monitoring, getting results and statistics. Every stage is realized by a separate module of the system with verification of authorizing and rights for access. In OpenTEST2 a partly adapted algorithm of knowledge control training will be realized with a random sample of test tasks (questions) from the structured four level test database and group conception of management users.

Testing in knowledge testing system OpenTEST2 is carried out by organization of testing session, which is characterized by the time for testing and the length (by the amount of test tasks). The system supports all basic types of closed form test tasks (choice of one correct answer, choice of few correct answers, matching) and opened form test tasks (free input of a short answer)

with arbitrary setting of weight of questions. Primary estimation is determined as a percent (stake) of correct answers for the tasks of testing session. Testing results appear in the arbitrary scale of evaluation (point scales are chosen by a teacher), and the detailed statistics of testing results are also given .

## 2. Forms of test tasks in mathematical disciplines

According to special purpose options of testing test tasks can be divided into theoretical (verification of knowledge) and practical (verification of abilities and skills).

Special attention is paid to verification of abilities and skills for determination of students' level of preparation in mathematical disciplines. The basic type of questions is a task for solving equations, inequalities and their systems. Special feature of such tasks is that answers are relatively simple but with quite difficult procedure of solving. The basic form of test tasks are closed type tasks with choice of one correct answer [2].

It depends, at first, on a variety of forms of answers presentation, each of which is mathematically correct. For example, for the question of the opened type

“To solve equation

$$\cos 2x + \sin 2x = \cos x + \sin x$$

answer {  $\pi/6 + 2/3 \pi n; 2\pi k$  } has a lot of forms of presentation, in particular " $\pi$ " can be substituted by "180", or by a record "180 degrees". Periodicity of answers for trigonometric equations also can be presented in many ways.

Secondly, a special mathematical characters of type "integral", "derivate", a "root is square" are used in many solutions. In the questions of the opened type an answer is usually entered in a text form, and in the standard computer keyboard there are no characters. The use of standard generators of formulas (MS Office) is not possible because of closed format of presentation of such formulas. Also presentation of ranges has a great difficulty which often is in solutions of mathematical equations.

In test tasks of the closed type, when variants of answers are given to an university entrant together with

the text of the question, a correct answer is easily calculated because of simple substitutions of answer variants in a problem specification. When using mathematical calculators application of selective mathematical questions becomes problematic in general. For example, in a task

$$\text{“To solve equation } \sqrt{2x+4} - \sqrt{x} = \sqrt{x-12} \text{”}$$

with alternative answers { 2 ; ±6 ; **16**, 8 ; 12 } the method of variants substitution of answers solves in a few seconds, although for its correct solution it is necessary to know the methods of solving irrational and square equations.

In OpenTEST2 to get rid of the above-stated drawbacks of mathematical questions of the closed type in creation of test tasks on mathematical disciplines, it is suggested to use a new type of question: "selective time-lagged appearances of answer". The technology of answer for such question is the following. The text of question with the recommended time for a solution of the task and button "Ready for the answer" appears in the window of browser (Web-interface). A student by all means (on a paper, "in a mind") solves the problem and, in the case of getting the correct answer, pushes the button "Ready for the answer". After it the variants of answers appear in the window of browser for a short time (30 – 45 seconds) and local timer with the indicated time. During this time a student chooses the correct variant of answer, but is not in a position to pick up an answer the method of substitution. Time of variants of answer existence on the screen (time of delay) is specified in tuning of the concrete test in the system and can change from test to test.

After expiration of the delay time indicated in settings of test, the answers disappear regardless of whether the answer was chosen or not. A question is then blocked, so the variants of answers become inaccessible for viewing or their adjustment. During work with such questions a student must use the button "Ready for the answer" very carefully. Pressing it is necessary only in case that a correct answer is ready.

Control of answers variants availability time is carried out on the side of server, therefore any attempts of a user or an operator in manipulations the buttons of managing a browser to prolong time of answer existence on the screen does not give a result. Although answers on the screen are visually present, the reception of variant of answer for a question is however blocked after expiration of delay time. Insignificant time of existence of answers on the screen makes it difficult to copy for subsequent distribution among other students.

While checking theoretical knowledge on mathematical disciplines, as a rule, knowledge of determinations, formulas, values of mathematical constants are checked up. Thus, the use of test tasks of the closed forms only appears insufficient. For the use of the opened forms of test tasks in standards it is suggested to utilize regular sequences [3].

Regular expressions are a modern search system of text fragments in electronic documents, based on a special system of standards for a search record. Standard, which makes the rule of search, sometimes is called a «template» or «mask». Regular expressions are in fact a mechanism, allowing setting a template for a line and carrying out retrieval of data, justifying this template in the set fragment of text. In addition, user facilities to work with them allow getting found information as an array of lines, making replacement in a text according to the template, breaking up a line on a template etc. However their main function on which all the rest is based, is exactly a function of searching information in the text, according to template, described in the syntax of regular expressions. Presently regular expressions have become practically a standard and are used by text editors and utilities for a search and change text on the basis of chosen rules. The standard of PCRE of regular expressions is used in OpenTEST2. Documents on the syntax of regular expressions are possible to be found in the site <http://www.pcre.org/>.

While setting standards in the opened form test tasks it is better to use regular expressions for a task exactness of mathematical sizes, for pointing intervals of mathematical values, for the task of expressions, invariant keyboard registers and linguistic lay-outs. In the system OpenTEST2 regular expressions in the standards of tasks with a short answer are framed by «tildas» (~).

For example, for pointing exactness of mathematical constants for a test task «Specify the value of number  $\pi$ » symbols within two signs correspond a regular sequence:

$\sim \backslash s^* 3 \backslash . 14 \backslash d^* \backslash s^* \$ \sim$ ,

where ^ – beginning of the entered line;  
\$ – end of the entered line;  
\d – any decimal number;  
\s – any blank character;  
\* – quantificator, equal to zero or more, than included in previous character.

For example, for pointing electoral exactness of mathematical sizes (interval of values from 2,51 to 2,53) a regular sequence is set:  $\sim \wedge 2 \backslash . 5 [ 1 - 3 ] \backslash d^* \sim$ .

### 3. Conclusion

Flexibility and comfort of the offered methods of constructing test tasks allow using them not only for mathematical disciplines but also for programming and design disciplines, where test tasks are widely used for the analysis of formal linguistic constructions.

Long-term experience of the OpenTEST2 system usage in KHNURE by other higher educational establishments of Ukraine and Russia confirms high stability, safety and reliability of the used technologies and approaches to organization of testing students knowledge. The OpenTEST2 system is spread out as free of charge. Developers are interested in distribution of the system and its further development, therefore a product is spread out on principles of open licenses of GNU/GPL type. All information is present on the site [opentest.com.ua](http://opentest.com.ua).

### 4. References

- [1] Шкіль О.С., Каук В.І., Напраснік С.В., Цимбалюк Є.С., Щербаков О.А. Комп'ютерна система тестування OpenTEST2 // Вісник. Тестування і моніторинг в освіті. – 2008. – № 2. – С.35–41.
- [2] Семенец В.В., Е.А., Каук В.И., Шкіль А.С. Компьютерное тестирование знаний обучаемых по математическим дисциплинам // Вплив університетської автономії на удосконалення якості освіти: нагальні завдання та ризики. Матеріали семінару, Харків, 28-29 листопада 2006 р. – Харків: ХНУ, 2007.– С. 106–113.
- [3] Арсеньев Е.А., Красовская А.А., Напрасник С.В., Цимбалюк Е.С., Шкіль А.С. Использование регулярных выражения для анализа свободноконструируемых ответов // Образование и виртуальность – 2007. Сборник научных трудов 11-й международной конференции УАДО, Харьков-Ялта, 2007.– Харьков: ХНУРЭ.– 2007.– С. 340-346.

Camera-ready was prepared in Kharkov National University of Radio Electronics  
by Dr. Svetlana Chumachenko and Volodymyr Obrizan  
Lenin ave, 14, KNURE, Kharkov, 61166, Ukraine

Approved for publication: 20.09.2008. Format 60×84<sup>1</sup>/<sub>8</sub>.  
Relative printer's sheets: . Circulation: 150 copies.  
Published by SPD FL Stepanov V.V.  
Ukraine, 61168, Kharkov, Ak. Pavlova st., 311

Матеріали симпозиуму «Схід-Захід Проектування та Діагностування – 2008»  
Макет підготовлено у Харківському національному університеті радіоелектроніки  
Редактори: Світлана Чумаченко та Володимир Обрізан  
Пр. Леніна, 14, ХНУРЕ, Харків, 61166, Україна

Підписано до публікації: 20.09.2008. Формат 60×84<sup>1</sup>/<sub>8</sub>.  
Умов. друк. арк. . Тираж: 150 прим.  
Видано: СПД ФЛ Степанов В.В.  
Вул. Ак. Павлова, 311, Харків, 61168, Україна