

KHARKOV NATIONAL UNIVERSITY OF RADIOELECTRONICS

# **Proceedings of IEEE East-West Design & Test Symposium (EWDTS'2012)**

Copyright © 2012 by the Institute of Electrical and Electronics Engineers, Inc.



Technically Co-Sponsored by



**Kharkov, Ukraine, September 14 – 17, 2012**

## IEEE EAST-WEST DESIGN AND TEST SYMPOSIUM 2012 COMMITTEE

### **General Chairs**

V. Hahanov – Ukraine  
Y. Zorian – USA

### **General Vice-Chairs**

R. Ubar - Estonia  
P. Prinetto - Italy

### **Program Chairs**

S. Shoukourian – Armenia  
D. Speranskiy – Russia

### **Program Vice-Chairs**

Z. Navabi – Iran  
M. Renovell – France

### **Publicity Chair's**

G. Markosyan - Armenia  
S. Mosin - Russia

### **Public Relation Chair**

V. Djigan - Russia

### **Program Committee**

E. J. Aas - Norway  
J. Abraham - USA  
M. Adamski - Poland  
A.E.Mohamed Mohamed - Egypt  
A . Barkalov - Poland  
R. Bazylevych - Ukraine  
A. Chaterjee - USA  
V. Djigan - Russia

A. Drozd - Ukraine  
E. Evdokimov - Ukraine  
E. Gramatova - Slovakia  
A. Ivanov - Canada  
M. Karavay - Russia  
V. Kharchenko - Ukraine  
K. Kuchukjan - Armenia  
W. Kuzmich - Poland  
A. Matrosova - Russia  
V. Melikyan - Armenia  
L. Miklea - Romania  
O. Novak - Czech Republic  
Z. Peng - Sweden  
A. Petrenko - Ukraine  
J. Raik - Estonia  
A. Romankevich - Ukraine  
A. Ryjov - Russia  
R. Seinauskas - Lithuania  
S. Sharshunov - Russia  
A. Singh - USA  
J. Skobtsov - Ukraine  
V. Tverdokhlebov - Russia  
V. Vardanian - Armenia  
V. Yarmolik - Byelorussia

### **Steering Committee**

M. Bondarenko - Ukraine  
V. Hahanov - Ukraine  
R. Ubar - Estonia  
Y. Zorian - USA

### **Organizing Committee**

S. Chumachenko - Ukraine  
E. Litvinova – Ukraine  
V. Kharchenko – Ukraine

## EWDTS 2012 CONTACT INFORMATION

Prof. Vladimir Hahanov  
Design Automation Department  
Kharkov National University of Radio Electronics,  
14 Lenin ave,  
Kharkov, 61166, Ukraine.

Tel.: +380 (57)-702-13-26  
E-mail: hahanov@kture.kharkov.ua  
Web: www.ewdtest.com/conf/

# 10<sup>th</sup> IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS 2012)

Kharkov, Ukraine, September 14-17, 2012

The main target of the **IEEE East-West Design & Test Symposium (EWDTS)** is to exchange experiences between scientists and technologies of Eastern and Western Europe, as well as North America and other parts of the world, in the field of design, design automation and test of electronic circuits and systems. The symposium is typically held in countries around the Black Sea, the Baltic Sea and Central Asia region. We cordially invite you to participate and submit your contributions to EWDTS'12 which covers (but is not limited to) the following topics:

- Analog, Mixed-Signal and RF Test
- Analysis and Optimization
- ATPG and High-Level Test
- Built-In Self Test
- Debug and Diagnosis
- Defect/Fault Tolerance and Reliability
- Design for Testability
- Design Verification and Validation
- EDA Tools for Design and Test
- Embedded Software Performance
- Failure Analysis, Defect and Fault
- FPGA Test
- HDL in test and test languages
- High-level Synthesis
- High-Performance Networks and Systems on a Chip
- Low-power Design
- Memory and Processor Test
- Modeling & Fault Simulation
- Network-on-Chip Design & Test
- Modeling and Synthesis of Embedded Systems
- Object-Oriented System Specification and Design
- On-Line Testing
- Power Issues in Design & Test
- Real Time Embedded Systems
- Reliability of Digital Systems
- Scan-Based Techniques
- Self-Repair and Reconfigurable Architectures
- Signal and Information Processing in Radio and Communication Engineering
- System Level Modeling, Simulation & Test Generation
- System-in-Package and 3D Design & Test
- Using UML for Embedded System Specification
- CAD and EDA Tools, Methods and Algorithms
- Design and Process Engineering
- Logic, Schematic and System Synthesis
- Place and Route
- Thermal, Timing and Electrostatic Analysis of SoCs and Systems on Board
- Wireless and RFID Systems Synthesis
- Digital Satellite Television

The Symposium will take place in Kharkov, Ukraine, one of the biggest scientific and industrial center. Venue of EWDTS 2012 is Kharkov National University of Radioelectronics was founded 81 years ago. It was one of the best University of Soviet Union during 60th - 90th in the field of Radioelectronics. Today University is the leader among technical universities in Ukraine.

The symposium is organized by Kharkov National University of Radio Electronics and Science Academy of Applied Radio Electronics <http://anpre.org.ua/> in cooperation with Tallinn University of Technology. It is technically co-sponsored by the IEEE Computer Society Test Technology Technical Council (TTTC) and financially supported by Trades Committee of Kharkov National University of Radioelectronics and Trades Committee of Students, Aldec, Synopsys, Kaspersky Lab, DataArt Lab, Tallinn Technical University.



## CONTENTS

An Efficient Fault Diagnosis and Localization Algorithm for Successive-Approximation Analog to Digital Converters <b>Melkumyan T., Harutyunyan G., Shoukourian S., Vardanian V., Zorian Y.</b>	15
Application of Defect Injection Flow for Fault Validation in Memories <b>Amirkhanyan K., Davtyan A., Harutyunyan G., Melkumyan T., Shoukourian S., Vardanian V., Zorian Y.</b>	19
SSBDDs and Double Topology for Multiple Fault Reasoning <b>Raimund Ubar, Sergei Kostin, Jaan Raik</b>	23
Self Compensating Low Noise Low Power PLL design <b>Vazgen Melikyan, Armen Durgaryan, Ararat Khachatryan, Manukyan Hayk, Eduard Musaelyan</b>	29
Optimization Considerations in QCA Designs <b>Zahra NajafiHaghi, Marzieh Mohammadi, Behjat Forouzandeh, Zainalabedin Navabi</b>	33
Implementation of Address-Based Data Sorting on Different FPGA Platforms <b>Dmitri Mihhailov, Alexander Sudnitson, Valery Sklyarov, Ioulia Skliarova</b>	38
Comparison of Model-Based Error Localization Algorithms for C Designs <b>Urmaz Repinski, Jaan Raik</b>	42
Synthesis of Clock Trees for Sampled-Data Analog IC Blocks <b>Bilgiday Yuce, Seyrani Korkmaz, Vahap Baris Esen, Fatih Temizkan, Cihan Tunc, Gokhan Guner, I. Faik Baskaya, Iskender Agi, Gunhan Dundar, H. Fatih Ugurdag</b>	46
Experiences on the road from EDA Developer to Designer to Educator <b>H. Fatih Ugurdag</b>	50
Multi-Beam Constant Modulus Adaptive Arrays in Real-Valued Arithmetic <b>Victor I. Djigan</b>	54
Simulation of Total Dose Influence on Analog-Digital SOI/SOS CMOS Circuits with EKV-RAD macromodel <b>Petrosyants K. O., Kharitonov I. A., Sambursky L. M., Bogatyrev V. N., Povarnitcyna Z. M., Drozdenko E. S.</b>	60
Models for Embedded Repairing Logic Blocks <b>Hahanov V.I., Litvinova E.I., Frolov A., Tiecoura Yves</b>	66
Real-time Interconnection Network for Single-Chip Many-Core Computers <b>Harald Richter</b>	72
Invariant-Oriented Verification of HDL-Based Safety Critical Systems <b>Kharchenko V., Konorev B., Sklyar V., Reva L.</b>	76
An Improved Scheme for Pre-computed Patterns in Core-based SoC Architecture <b>Elahe Sadredini, Qolamreza Rahimi, Paniz Foroutan, Mahmood Fathy, Zainalabedin Navabi</b>	80

Synthesis of Moore FSM with transformation of system in CPLD <b>Aleksander Barkalov, Larysa Titarenko, and Sławomir Chmielewski</b>	<b>85</b>
A WSN Approach to Unmanned Aerial Surveillance of Traffic Anomalies: Some Challenges and Potential Solutions <b>David Afolabi, Ka Lok Man, Hai-Ning Liang, Eng Gee Lim, Zhun Shen, Chi-Un Lei, Tomas Krilavičius, Yue Yang, Lixin Cheng, Vladimir Hahanov, and Igor Yemelyanov</b>	<b>91</b>
Synthesis of Qubit Models for Logic Circuits <b>Wajeb Gharibi, Zaychenko S.A., Dahiri Farid, Hahanova Yu.V., Guz O.A., Ngene Christopher Umerah, Adiele Stanley</b>	<b>95</b>
Theory of Optimal Nonlinear Filtering in Infocommunication's Problems <b>Victor V. Panteleev</b>	<b>102</b>
Verification of Specifications in the Language L with respect to Temporal Properties Expressible by GR(1) Formulas <b>Anatoly Chebotarev</b>	<b>110</b>
Properties of code with summation for logical circuit test organization <b>Anton Blyudov, Dmitry Efanov, Valery Sapozhnikov, Vladimir Sapozhnikov</b>	<b>114</b>
Loop Nests Parallelization for Digital System Synthesis <b>Alexander Chemeris, Julia Gorunova, Dmiry Lazorenko</b>	<b>118</b>
Decreasing the Power Consumption of Content-Addressable Memory in the Dataflow Parallel Computing System <b>Levchenko N.N., Okunev A.S., Yakhontov D.E., Zmejev D.N.</b>	<b>122</b>
WebALLTED: Interdisciplinary Simulator Based on Grid Services <b>Zgurovsky M., Petrenko A., Ladogubets V., Finogenov O., Bulakh B.</b>	<b>126</b>
Malfunctions Modeling of Converters and Homogeneous-chain Distributed Structure Devices <b>Artur Gulin, Zhanna Sukhinets</b>	<b>130</b>
On structure of quasi optimal algorithm of analogue circuit designing <b>Zemliak A., Michua A., Markina T.</b>	<b>134</b>
A Neuro-Fuzzy Edge Based Spectrum Sensing Processor for Cognitive Radios <b>Mohammadreza Baharani, Mohammad Aliasgari, Mohammadreza {Najafi, Jamali}, Hamid Noori</b>	<b>138</b>
Qubit Model for Solving the Coverage Problem <b>Hahanov V.I., Litvinova E.I., Chumachenko S.V., Baghdadi Ammar Awni Abbas, Eshetie Abebech Mandefro</b>	<b>142</b>
PDF testability of the circuits derived by special covering ROBDDs with gates <b>Matrosova A., Nikolaeva E., Kudin D., Singh V.</b>	<b>146</b>
Compositional Microprogram Control Unit with Operational Automaton of Transitions <b>Alexander Barkalov, Roman Babakov, Larisa Titarenko</b>	<b>151</b>
Observability Calculation of State Variable Oriented to Robust PDFs and LOC or LOS Techniques <b>Matrosova A., Ostanin S., Melnikov A., Singh V.</b>	<b>155</b>

Low-Voltage Low-Power 2.5 GHz Linear Voltage Controlled Ring Oscillator <b>Hayk H Dingchyan</b>	<b>161</b>
High Speed IC Output Buffer with Reduced Power Consumption <b>Karine Movsisyan</b>	<b>165</b>
Engineering-Maintenance Methods of the Calculation Service Area Fixed BWA-paths <b>Sergey I. Myshlyakov, Victor V. Panteleev</b>	<b>170</b>
Analyses of two run march tests with address decimation for BIST procedure <b>Ireneusz Mrozek, Svetlana V. Yarmolik</b>	<b>176</b>
Design of Area Efficient Second Order Low Pass Analog Filter <b>Andranik Hovhannisyan</b>	<b>180</b>
Power Consumption Analysis of Content-Addressable Memories <b>Levchenko N.N., Okunev A.S., Yakhontov D.E.</b>	<b>183</b>
IC Physical Design Optimization Due to Effects of Device Physical Geometries <b>Avag Sargsyan</b>	<b>187</b>
System-on-Chip FPGA-Based GNSS Receiver <b>Alexander Fridman, Serguey Semenov</b>	<b>190</b>
Testware and Automatic Test Pattern Generation for Logic Circuits <b>Victor Zviagin</b>	<b>196</b>
Artificial Neural Network for Software Quality Evaluation Based on the Metric Analysis <b>Oksana Pomorova, Tetyana Hovorushchenko</b>	<b>200</b>
Self-Compensation of Influence of Parasitic Gate-Drain Capacitances of CMOS Transistors in Analog Microcircuitry <b>Sergey G. Krutchinsky, Grigory A. Svizev, Alexey E. Titov</b>	<b>204</b>
Hash-based Detection of OFDM Watermarking Symbol for Radiotelephone Identification <b>Aleksandr V. Shishkin, Aleksandr A. Lyashko</b>	<b>208</b>
A Novel Wideband Circular Ring DGS Antenna Design for Wireless Communications <b>Rakesh Sharma, Abhishek Kandwal, Sunil Kumar Khah</b>	<b>211</b>
Universal technique of the analysis of round-off noise in digital filters with arbitrary structure described by topological matrixes <b>Vladislav A. Lesnikov, Alexander V. Chastikov, Tatiana V. Naumovich, Sergey V. Armishev</b>	<b>215</b>
Hardware Reduction for Compositional Microprogram Control Unit Dedicated for CPLD Systems <b>Barkalov A., Titarenko L., Smolinski L.</b>	<b>219</b>
Conservative Finite-difference Scheme for the Problem of Laser Pulse Propagation in a Medium with Third-order Dispersion <b>Vyacheslav A. Trofimov, Anton D. Denisov</b>	<b>225</b>
A Four Bit Low Power 165MSPS Flash-SAR ADC for Sigma-Delta ADC Applications <b>Hasan Molaei, Khosrow Hajsadeghi</b>	<b>229</b>
Matrix Implementation of Moore FSM with Nonstandard Presentation of State Codes <b>Titarenko L., Hebda O.</b>	<b>233</b>

Alowpower1.2GS/s4-bitflashADCin0.18mCMOS <b>Mohammad Chahardori, Mohammad Sharifkhani, Sirous Sadughi</b>	<b>237</b>
Symmetrical Differential Stages on CMOS Transistors with Circuits of Self-Compensation and Cancellation <b>Sergey G. Krutchinsky, Grigory A. Svizev, Alexey E. Titov</b>	<b>241</b>
Lower Bound of Error in AOA Based Passive Source Localization Using Single Moving Platform <b>Hejazi F., Norouzi Y., Nayebi M.M.</b>	<b>245</b>
A Design for Testability Technique for Quantum Reversible Circuits <b>Joyati Mondal, Debesh K. Das, Dipak K. Kole, Hafizur Rahaman</b>	<b>249</b>
A Flexible Design for Optimization of Hardware Architecture in Distributed Arithmetic based FIR Filters <b>Fazel Sharifi, Saba Amanollahi, Mohammad Amin Taherkhani, Omid Hashemipour</b>	<b>253</b>
Models for Quality Analysis of Computer Structures <b>Murad Ali Abbas, Chumachenko S.V., Hahanova A.V., Gorobets A.A., Priymak A.</b>	<b>258</b>
Expanding Wireless Bandwidth in a Power-Efficient Way: Developing a Viable mm-Wave Radio Technology <b>Daniel Foty, Bruce Smith, Saurabh Sinha, Michael Schröter</b>	<b>264</b>
Sampling Theorem for Finite Duration Signal in Limited Frequency Band <b>Gamlet S. Khanyan</b>	<b>270</b>
SiGe HBT Performance Modeling after Proton Radiation Exposure <b>Konstantin Petrosyants, Maxim Kozhukhov</b>	<b>274</b>
Classical Models of Test used in Advanced Electronics Quality Assurance <b>Surendra Batukdeo</b>	<b>278</b>
The Use of Natural Resources for Increasing a Checkability of the Digital Components in Safety-Critical Systems <b>Drozd A., Kharchenko V., Antoshchuk S., Drozd J., Lobachev M., Sulima J.</b>	<b>283</b>
New version of Automated Electro-Thermal Analysis in Mentor Graphics PCB Design System <b>Petrosyants K.O., Kozynko P.A., Kharitonov I.A., Sidorov A.V., Chichkanov Y. N.</b>	<b>289</b>
An Approach to Testing of Planar Integrated Antennas in Frequency Range of 5–7 GHz <b>Aleksandr Timoshenko, Ksenia Lomovskaya, Victor Barinov, Andrey Tikhomirov</b>	<b>293</b>
Optimal project solution decision making in telecommunication systems using multicriteria optimization methods <b>Valery Bezruk, Alexander Bukhanko</b>	<b>298</b>
Software implementation and debugging of forward error correction codes <b>Alexey Smirnov, Danila Migalin, Ilya Muravyev, Leonid Pertsev</b>	<b>303</b>
Architecture of Built-In Self-Test and Recovery Memory Chips <b>Andrienko V.A., Moamar Daa, Ryabtsev V.G., Utkina T.Yu.</b>	<b>307</b>
The methods of exclusion of variables in symbolic time models of linear periodically time-variable circuit <b>Yuriy Shapovalov, Dariya Smal</b>	<b>311</b>

Two-Component Encoding of Approximating Picture Pixels in Telecommunication Facilities <b>Barannik V., Dodukh A., Safronov R.</b>	<b>315</b>
Development of parameterized cell using Cadence Virtuoso <b>Vadim Borisov</b>	<b>319</b>
Simulation Methods of Diffusion Alloying Process by Means of Taurus TSUPREM-4 Programme <b>Lagunovich N.L., Borzdov V.M.</b>	<b>321</b>
Control and Diagnosis by Complexity Indicators of System Functioning Process <b>Tverdokhlebov V.A.</b>	<b>323</b>
Features of the Transfer of Information with Different Reliability in a Single Channel <b>Alexander Bakhtin, Leonid Pertsev, Olga Timofeeva</b>	<b>327</b>
Construction of Signals with Controlled Peak-Factor <b>Koshevyy V. M., Dolzhenko D.O.</b>	<b>330</b>
The Effective Method of Space Filtering of Noise in Rayleigh Communication Channel with the Adaptive Antenna <b>Maistrenko G. V., Rybalko A. M., Shokalo V. M., Strelnitskiy A. A.</b>	<b>333</b>
A New Structure for Interconnect Offline Testing <b>Somayeh Sadeghi-Kohan, Shahrzad Keshavarz, Farzaneh Zokaee, Farimah Farahmandi, Zainalabedin Navabi</b>	<b>336</b>
Researching of Mathematical Models Based on Optimal Control Approaches for Congestion Control in Telecommunication Network <b>Lemeshko A.V., Semenyaka M.V.</b>	<b>341</b>
Higher Order Propagation Modes Error and Its Compensation <b>Zaichenko O. B., Klyuchnyk I. I., Martynenko L. G.</b>	<b>345</b>
Strategy of analyzing most common algorithms for path finding in discrete labyrinth using software statistic data collector <b>Krasnov Evgeniy, Dmitry Bagaev</b>	<b>349</b>
Method of Implementation of Technology of Orders Based Transparent Parallelizing for Solving Computationally Complex Problems on Cluster <b>Vitaliy D. Pavlenko, Viktor V. Burdejnyj, Sergey V. Pavlenko</b>	<b>353</b>
Scheduling Tests for 3D SoCs with Temperature Constraints <b>Indira Rawat, Gupta M.K., Virendra Singh</b>	<b>356</b>
Automated application mapping into Network-on-Chip topologies <b>Bykov S. O.</b>	<b>360</b>
MIMO Radar with Phase-coded waveforms <b>Amirsadegh Roshanzamir, Bastani M. H.</b>	<b>363</b>
BBN-based Approach For Assessment of Smart Grid And Nuclear Power Plant Interaction <b>Eugene Brezhnev, Vyacheslav Kharchenko</b>	<b>367</b>
Design, Test and Fault Detection in QCA 4-to-1 Multiplexer <b>Zahra NajafiHaghi, Behjat Forouzandeh</b>	<b>374</b>



The Evaluation of Statistical Characteristics of the Retransmission Meter Signal Frequency and Initial Phase on the Basis of VHDL-model <b>Dmitry A. Velychko, Iegor I. Vdovychenko</b>	<b>378</b>
A Research of Heuristic Optimization Approaches to the Test Set Compaction Procedure Based On a Decomposition Tree for Combinational Circuits <b>Valentina Andreeva, Kirill A. Sorudeykin</b>	<b>382</b>
Power Reduction of 7T Dual-Vt SRAM Cell Using Forward Body Biasing <b>Sahba Sabetghadam Jahromi, Raziye Bounik</b>	<b>388</b>
VLSI: An Investigation into Electromagnetic Signatures (EMS) for Non-Invasive Testing and Signal-integrity Verification <b>Kadim HJ, Coulibaly L. M.</b>	<b>392</b>
Secure Data over GSM based on Algebraic Codebooks <b>Kazemi R., Nashtaali D., Boloursaz M., Behnia F.</b>	<b>397</b>
Simulation of Telecommunication Channel Using Volterra Model <b>Vitaliy D. Pavlenko, Viktor O. Speransky</b>	<b>401</b>
Extracting Complete Set of Equations to Analyze VHDL-AMS Descriptions <b>Arezoo Kamran, Vahid Janfaza, and Zainalabedin Navabi</b>	<b>405</b>
A Data Modem for GSM Adaptive Multi Rate Voice Channel <b>Boloursaz M., Hadavi A. H., Kazemi R., Behnia F.</b>	<b>409</b>
Trends and prospects of development of techniques for extracting acoustic sounding information of the atmospheric boundary layer <b>Klyuchnik I., Panchenko A., Umyarov R.</b>	<b>413</b>
Decision-Making in Robotics and Adaptive Tasks <b>Tsybmal A.M., Bronnikov A.I.</b>	<b>417</b>
Design of Nonvolatile Memory Based on Magnetic Tunnel Junction for Special Electronic Systems <b>Aleksandr Kostrov, Vladislav Nelayev, Viktor Stempitsky, Anatoly Belous, Arkady Turtsevich</b>	<b>421</b>
Improving the Dependability of a Water Supply System via a Multi-Agent based CPS <b>Teodora Sanislav, Liviu Miclea, Paolo Prinetto</b>	<b>425</b>
Cyber Security Lifecycle and Assessment Technique for FPGA-based I&C Systems <b>Illiashenko Oleg, Kharchenko Vyacheslav, Kovalenko Andriy</b>	<b>432</b>
FPGA Technologies in Medical Equipment: Electrical Impedance Tomography <b>Perepelitsyn Artem, Shulga Dmitry</b>	<b>437</b>
A Trend-based Design Space Exploration of Multi-core Systems Using Regression Modeling <b>Fazeleh Hajari Taheri, Omid Fatemi</b>	<b>441</b>
Synchronous Rectifiers Enable High Efficiency for Buck-Boost Converter <b>Yurii Shynkarenko and Igor Klyuchnyk</b>	<b>445</b>

Test Data Compression Strategy While Using Hybrid-BIST methodology <b>Elmira Karimi, Mohammad Hashem Haghbayan and Mahmood Tabandeh</b>	<b>449</b>
Self-Adaptive Mobile Wireless Hotspot Zones <b>Yanovsky M., Kharchenko V., Gorbenko A.</b>	<b>454</b>
The Systolic Compositions of Two-dimensional and Multidimensional Lattice Filters for Space-Time Signal Processing <b>David I. Lekhovyt'skiy, Andrii V. Semeniaka, and Dmytro S. Rachkov</b>	<b>458</b>
Power Efficient Implementation of Homogenous Multi-Core Processors <b>Aram Poghosyan</b>	<b>462</b>
Assertion Based Method of Functional Defects for Diagnosing and Testing Multimedia Devices <b>Vladimir Hahanov, Karyna Mostova, Oleksandr Paschenko</b>	<b>465</b>
Improved Scaling-Free CORDIC algorithm <b>Leonid Moroz, Taras Mykytiv, Martyn Herasym</b>	<b>470</b>
Coding Tangible Component of Transforms to Provide Accessibility and Integrity of Video Data <b>Barannik V.V., Hahanova A.V., Krivonos V.N.</b>	<b>475</b>
Review of the botnet detection techniques <b>Oleg Savenko, Sergiy Lysenko, Kryshchuk Andrii</b>	<b>479</b>
MEMS Intellect Multiprobes Contacting Devices for Electrical Checking-up of Multilayers Commutative Boards and BGA/CSP Electronic Components <b>Nevliudov I.Sh., Palagin V.A., Razumov-Frizjuk E.A., Zharikova I.V.</b>	<b>483</b>
Internet of Things: A Practical Implementation based on a Wireless Sensor Network Approach <b>Michele Mercaldi, Andrea D'Oria, Davide Murru, Hai-Ning Liang, Ka Lok Man, Eng Gee Lim, Vladimir Hahanov, Mischenko Alexander</b>	<b>486</b>
Investigation of EM Wave Propagation of the Wireless Capsule in Human Body <b>Eng Gee Lim, Zhao Wang, Jin Hui Chen, Tammam Tillo, Ka Lok Man</b>	<b>490</b>
Using pyroelectric detectors in the design of temperature measuring devices <b>Bondarenko A.Yu., Klyuchnik I.I.</b>	<b>494</b>
Transaction Level Model of Embedded Processor for Vector-Logical Analysis <b>Irina V. Hahanova, Volodymyr Obrizan, Alexander Adamov, Dmitry Shcherbin</b>	<b>497</b>
Embedded Intelligent Control Systems on the Basis of Elementary Fuzzy-Logic Cells <b>Dontsova A., Vassiliev A.E.</b>	<b>502</b>
Interconnection Analysis of the Integral Reliability Characteristics of the Monoergative Computer System and User's Competency <b>Krivoulya G., Shkil A., Kucherenko D.</b>	<b>505</b>
System approach to determination of ADC parameters <b>Knyshev Ivan</b>	<b>511</b>
Methodological Aspects of Complex Ecological Estimation of Man-Caused Territory State and Mathematical Modelling of Processes in a Environment System <b>Kozulia T. V., Sharonova N. V. , Emelianova D. I., Kozulia M.M.</b>	<b>514</b>

Method for “Failure on Demand” Latent Faults Diagnosis of NPP Safety Control Systems <b>Gerasymenko K.E.</b>	<b>519</b>
Informational Saturation of Noise Signals <b>Kolodiy Z. A., Kolodiy A.Z.</b>	<b>523</b>
The Positional Structural-Weight Coding of the Binary View of Transformants <b>Barannik V., Krasnoruckiy A., Hahanova A.</b>	<b>525</b>
Synchronization of a Fuzzy Automata <b>Speranskiy Dmitriy</b>	<b>529</b>
Models for SoC Infrastructure of Radio Frequency Identification with Code-Division Multiple <b>Filippenko I.V., Hahanova I.V., Filippenko I.O, Maksimov M., Chugurov I.</b>	<b>535</b>
Factorization of Rhythmograms Parametric Spectra on the Base of Multiplicative Linear Prediction Models <b>Nataliia V. Kudriavtseva, Iryna O. Fil</b>	<b>538</b>
Logi-Thermal Analysis of Digital Circuits Using Mixed-Signal Simulator Questa ADMS <b>Petrosyants K.O., Rjabov N.I.</b>	<b>541</b>
Method of Hybrid Regression Analysis in the Calibration Experiments <b>Ordinartseva N. P.</b>	<b>545</b>
<b>Keynotes speeches and Invited Reports</b>	<b>548</b>
<b>AUTHORS INDEX</b>	<b>554</b>

# Synthesis of Qubit Models for Logic Circuits

Wajeb Gharibi<sup>1</sup>, Zaychenko S.A.<sup>2</sup>, Dahiri Farid<sup>2</sup>, Hahanova Yu.V.<sup>2</sup>, Guz O.A.<sup>3</sup>, Ngene Christopher Umerah (Nigeria)<sup>2</sup>, Adiele Stanley (Nigeria)<sup>2</sup>

<sup>1</sup>Jazan University, Kingdom of Saudi Arabia, gharibiw2002@yahoo.com

<sup>2</sup>Computer Engineering Faculty, Kharkov National University of Radioelectronics, Kharkov, Ukraine, hahanov@kture.kharkov.ua

<sup>3</sup>Road Transport Faculty, Donetsk Institute of Road Transport, Donetsk, Ukraine, olesya\_guz@ukr.net

## Abstract

*Qubit (quantum) structures of data and computational processes for significantly improving performance when solving problems of discrete optimization and fault-tolerant design are proposed. We describe superpositional method for synthesizing cube of functionality for its implementation in the structural components of programmable logic chips. The estimates of synthesis time, as well as hardware costs for creating qubit models of logic circuits are represented.*

## 1. Introduction

Quantum computing becomes interesting for cyberspace analysis, creating new Internet technologies and services, which is explained by their alternative to the existing models of computing processes. Market appeal of quantum (qubit) models is based on the high parallelism when solving almost all discrete optimization problems, factoring, minimization of Boolean functions, effective compression of data, their compact representation and teleportation, fault-tolerant design [1-9] through significant increase in hardware cost. But now it is acceptable, because there are problems of use silicon chip, which contains up to 1 billion gates on a substrate thickness 5 microns. At that modern technologies allow creating a package (sandwich) containing up to 7 chips, which is comparable with the quantity of the human brain neurons. Practically, through-silicon via (TSV) connection is based on the technological capability of drilling about 10 thousand through vias in 1 square centimeter of wafer or die. Layout the indicated volume of useful functionality on chip is currently problematic. So, it is necessary to develop hardware-focused models and methods for creating high-speed

tools of parallel solving real world problems. Considering the discreteness and multiple-valuedness of the alphabets for description of information processes, the parallelism, inherent in the quantum computing, is particularly actual when developing effective and intelligent engines for cyberspace or Internet [5], tools for synthesis of fault-tolerant digital primitives and systems [6], testing and simulation of digital systems-on-chips [7-9], technologies for information and computer security [3-4], brain-like models for computing, analysis and synthesis of linguistic constructions [7-8].

## 2. Qubit, quantum models of data and computing processes

A quantum computer is designed for fault-tolerant design and solving optimization problems by way of the brute-force method through the use of set theory. A set of elements in the traditional computer is orderly, because each byte has its own address. Therefore, the set-theoretical operations are reduced to the enumeration of all the addresses of primitive elements. Address order of data structures useful for applications where model components can be strictly ranked, which makes it possible to carry out their analysis in a single pass (a single iteration). If there is not order in the structure, for example, the set of all subsets, the classical model of memory and computational processes disimprove the analysis time of primitive association equal by the rank, or processing of associative groups is ineffective. What can be offered for unordered data instead of the strict order? Processor, where the unit cell is the image or pattern of the universe of  $n$  primitives, which generates  $Q = 2^n$  all possible states of a cell as a power set or the set of all subsets. Direct solution about creating such cell is based on unitary positional coding states of primitives

that form the set of all subsets and in the limit the universe of primitives by superposition of last ones. For instance, four primitives create boolean, containing sixteen states (combinations), with four bits:

$B^2(Y) = \{Q=(1000), E=(0100), H=(0010), J=(0001),$   
 $O=\{Q,H\}=(1010), I=\{E,J\}=(0101), A=\{Q,E\}=(1100),$   
 $B=\{H,J\}=(0011), S=\{Q,J\}=(1001), P=\{E,H\}=(0110),$   
 $C=\{E,H,J\}=(1110), F=\{Q,H,J\}=(1011),$   
 $L=\{Q,E,J\}=(1101), V=\{Q,E,H\}=(1110),$   
 $Y=\{Q,E,H,J\}=(1111), U=(0000)\}.$

Operations on the symbols of set-theoretic alphabet can be reduced to logical commands and, or, not, xor, which form the functionally complete basis, according to Post's theorem.

Another interpretation of the power set of four primitives (binary codes: 00, 01, 10, 11) creates 16 different functions of two variables. At the same time last table can be represented as symbol codes of multi-valued alphabet, which are easy to operate for solving problems of Boolean functions synthesis and analysis:

Q	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1
E	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1	1
H	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	1
J	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	1
	∅	J	H	B	E	I	P	C	Q	S	O	F	A	L	V	Y	

This table can easily be constructed for any number of primitives ( $n=2, 3, 4, 5, 6, 7, 8 \dots$ ), where the set-theoretic operations on symbols can be reduced to logical operations on vectors. The multiple-valuedness of alphabet symbols has a positive effect on the minimization of Boolean functions. For example, a compact representation of input variables states for individual Boolean functions of two variables in their coding by symbols of 16-digit alphabet has at most two cubes of multivalued coverage.

$$\begin{array}{|c|c|} \hline 00 & 0 \\ \hline 01 & 0 \\ \hline 10 & 0 \\ \hline 11 & 0 \\ \hline \end{array} = \begin{array}{|c|c|} \hline Q & 0 \\ \hline E & 0 \\ \hline H & 0 \\ \hline J & 0 \\ \hline \end{array} = \begin{array}{|c|c|} \hline Y & 0 \\ \hline \end{array} = \begin{array}{|c|c|} \hline 1111 & 0 \\ \hline \end{array};$$

$$\begin{array}{|c|c|} \hline 00 & 0 \\ \hline 01 & 0 \\ \hline 10 & 0 \\ \hline 11 & 1 \\ \hline \end{array} = \begin{array}{|c|c|} \hline Q & 0 \\ \hline E & 0 \\ \hline H & 0 \\ \hline J & 1 \\ \hline \end{array} = \begin{array}{|c|c|} \hline V & 0 \\ \hline J & 1 \\ \hline \end{array} = \begin{array}{|c|c|} \hline 1110 & 0 \\ \hline 0001 & 1 \\ \hline \end{array};$$

$$\begin{array}{|c|c|} \hline 00 & 0 \\ \hline 01 & 0 \\ \hline 10 & 1 \\ \hline 11 & 0 \\ \hline \end{array} = \begin{array}{|c|c|} \hline Q & 0 \\ \hline E & 0 \\ \hline H & 1 \\ \hline J & 0 \\ \hline \end{array} = \begin{array}{|c|c|} \hline F & 0 \\ \hline H & 1 \\ \hline \end{array} = \begin{array}{|c|c|} \hline 1101 & 0 \\ \hline 0010 & 1 \\ \hline \end{array};$$

$$\begin{array}{|c|c|} \hline 00 & 0 \\ \hline 01 & 0 \\ \hline 10 & 1 \\ \hline 11 & 1 \\ \hline \end{array} = \begin{array}{|c|c|} \hline Q & 0 \\ \hline E & 0 \\ \hline H & 1 \\ \hline J & 1 \\ \hline \end{array} = \begin{array}{|c|c|} \hline A & 0 \\ \hline B & 1 \\ \hline \end{array} = \begin{array}{|c|c|} \hline 1100 & 0 \\ \hline 0011 & 1 \\ \hline \end{array};$$

$$\begin{array}{|c|c|} \hline 00 & 1 \\ \hline 01 & 1 \\ \hline 10 & 1 \\ \hline 11 & 1 \\ \hline \end{array} = \begin{array}{|c|c|} \hline Q & 1 \\ \hline E & 1 \\ \hline H & 1 \\ \hline J & 1 \\ \hline \end{array} = \begin{array}{|c|c|} \hline Y & 1 \\ \hline \end{array} = \begin{array}{|c|c|} \hline 1111 & 1 \\ \hline \end{array};$$

$$\begin{array}{|c|c|} \hline 00 & 0 \\ \hline 01 & 0 \\ \hline 10 & 1 \\ \hline 11 & 0 \\ \hline \end{array} = \begin{array}{|c|c|} \hline Q & 0 \\ \hline E & 0 \\ \hline H & 1 \\ \hline J & 0 \\ \hline \end{array} = \begin{array}{|c|c|} \hline F & 0 \\ \hline H & 1 \\ \hline \end{array} = \begin{array}{|c|c|} \hline 1101 & 0 \\ \hline 0010 & 1 \\ \hline \end{array};$$

$$\begin{array}{|c|c|} \hline 00 & 0 \\ \hline 01 & 1 \\ \hline 10 & 1 \\ \hline 11 & 1 \\ \hline \end{array} = \begin{array}{|c|c|} \hline Q & 0 \\ \hline E & 1 \\ \hline H & 1 \\ \hline J & 1 \\ \hline \end{array} = \begin{array}{|c|c|} \hline Q & 0 \\ \hline C & 1 \\ \hline \end{array} = \begin{array}{|c|c|} \hline 1000 & 0 \\ \hline 0111 & 1 \\ \hline \end{array};$$

$$\begin{array}{|c|c|} \hline 00 & 0 \\ \hline 01 & 1 \\ \hline 10 & 1 \\ \hline 11 & 0 \\ \hline \end{array} = \begin{array}{|c|c|} \hline Q & 0 \\ \hline E & 1 \\ \hline H & 1 \\ \hline J & 0 \\ \hline \end{array} = \begin{array}{|c|c|} \hline S & 0 \\ \hline P & 1 \\ \hline \end{array} = \begin{array}{|c|c|} \hline 1001 & 0 \\ \hline 0110 & 1 \\ \hline \end{array}.$$

Thus, the transition from binary vectors of the input signals to the symbols of the closed multivalued alphabet provides a fundamentally new opportunity to minimize the cubic coverages (truth tables), which will always be no more than two cubes  $f(X) = \{C_1, C_0\}$ ,  $C_1 \cup C_0 = U$ ,  $C_1 = \overline{C_0}$ , forming the unit and zero output functions by two complementary symbols, together forming the symbol universe. The power of the primitive universe  $\text{card}U = n$  forms the

total number of states  $Q = 2^n$  or symbols derived from them, which are encoded by  $2^n$  bits. Subsequent binary encoding of input symbol for each of two cubes allows implementing a functional primitive as close as possible to memory element of programmable logic devices (PLD), where the input word of logical element is the address of the memory cell (bit), in which the output state is recorded. However, the truth table in the form of memory is DNF, which is irreversible for the solving the problem of inverse implication. In this case, way out could be in explicitly definition of functionality in the form of a cubic coverage, and precisely two cubes of coverage specifying all the possible solutions by the inputs. Moreover, all logic elements are one input, where the input is register variable or n-bit vector that generates an address of memory storing  $Q = 2^n$  bits as the values of function  $Y = f(A) = f(x_1, x_2, \dots, x_i, \dots, x_n)$ .

A qubit is a binary vector containing n bits, to define the power set (the set of all subsets) of the states  $Q = 2^n$  based on the use of n primitive symbols (elements). Qubit is a set of n equivalent bits forming n primitives by unit value to describe  $Q = 2^n$  states,

which constitute the power set – the set of all subsets of  $n$  primitives.

There are no numbers! All bits of qubit are equal when creating primitives. Any set-theoretic operation is executed in one cycle, which is impossible if the association of primitives is defined in countable (ordered) space of computer memory. Metric (vector and scalar) for analyzing distances proposed in [11,13] is absolutely suitable for determining the interaction of multi-valued (binary) qubit objects, processes and phenomena, by using xor-operation.

Ideally, the use of qubit structure allows representing any functionality in the form of two cubes that are bound to zero and one. These cubes form CNF and DNF respectively. The problem can be simplified further by excluding zero and one from consideration, having them implicitly in mind. At that, two cubes forming the input conditions will always be mutually inverse because they complement each other to the universe of primitives. Therefore, it is necessary to leave only one symbol, and hence one binary code, which is the truth table of (two-input) functional primitive:

$$\begin{array}{|c|c|} \hline 00 & 0 \\ \hline 01 & 1 \\ \hline 10 & 1 \\ \hline 11 & 0 \\ \hline \end{array} = \begin{array}{|c|c|} \hline Q & 0 \\ \hline E & 1 \\ \hline H & 1 \\ \hline J & 0 \\ \hline \end{array} = \begin{array}{|c|c|} \hline S & 0 \\ \hline P & 1 \\ \hline \end{array} = \begin{array}{|c|c|} \hline 1001 & 0 \\ \hline 0110 & 1 \\ \hline \end{array} \rightarrow P = \begin{array}{|c|c|} \hline 0110 \\ \hline \end{array}$$

$$Y = P = E \vee H = A_1 \vee A_2 = \bar{x}_1 x_2 \vee x_1 \bar{x}_2.$$

The resulting vector is interpreted here not only as a set of addressable bits, but as a cube, forming unit value of the primitive output on which parallel vector logical operations can be performed. Otherwise, a set of input vectors can be transformed to a single vector, where each position (address) corresponds to the input combination and the value of position – to the state of function output. This makes it possible to reduce the exponential ( $2^n$ ) computational complexity of cubic coverage synthesis for functionality, based on the specified truth tables of the structural components of a digital device, to a linear function by increasing the number of bits when setting the variables from  $n$  up to  $2^n$  bits.

Thus, on the grounds of the introduced qubit data structures and Hasse-model of the computing we can make some conclusions:

1) Quantum Computer was created the experts in the field of quantum mechanics, who introduced the idea of creating a non-numeric computer, based on analog representation of information.

2) The introduced notion of a qubit corresponds to the Boolean primitives, which is the ideal nonnumeric form of object component description for analysis, synthesis and optimization of discrete objects.

3) The forms of qubit representation are the following: 1. The symbols of the universe of primitives, which generate the set of all subsets (power set). 2. Binary vectors, where the power set is a combination of unit values. 3. Hasse diagram, which forms the power set of all possible solutions on the graph. 4. Full transition graph, which determines the set of all subsets of transitions in the form of arcs. 5. The geometric representation in a plane for a qubit in the form of points and segments corresponding to the Boolean.

4) In practice, more than 90% of all IT-industry problems associated with information retrieval in cyberspace, pattern recognition and decision-making relates to the field of discrete mathematics, where it is difficult to find a place of numerical arithmetic.

5) It is necessary to create brain-like parallel associative logic (quantum) processors, which effectively use Boolean (qubit) primitives or elements (sets) to solve problems of discrete mathematics.

6) Set-theoretic operations have to be replaced the isomorphic logical instructions (and, or, not, xor) for the subsequent creating a new system of parallel qubit programming to solve logic and optimization problems.

7) Another solution for organization computing is associated with topological representation of the qubit, where the elements are the geometric shapes.

8) Nonnumeric problems, focused to the proposed processor are the following: minimization of forms of Boolean functions, when describing complex systems; searching paths in the graph; testing and diagnosis of digital systems; combinatorial studies of processes and phenomena; intelligent data searching, pattern recognition and decision making; discretization of fuzzy models and methods, when creating the intelligence.

### 3. Synthesis of the functionality cube by the method of superposition

Formally, there are two ways for synthesis of the functionality of the digital circuit with  $n$  inputs. The first one creates a vector of the length  $n$ , by filling in zero and unit values of the function on the basis of the direct simulation of all  $q = m \times 2^n$  input signals on  $m$  primitives. The second one is the superposition method for cubes of primitive elements. It also provides determining of all coordinates of the output state vector by superposition of  $m$  cubic coverages comprising the

circuit structure. In this case, the computational complexity of obtaining the functional coverage is equal to  $q = 2 \times m$  provided that the structural components of the circuit had previously been ranked in the order of signal propagation and coverage of each primitive has 2 cubes.

An instance of getting coverage by the second way for the functionality  $f(X) = (X_1 X_2) \vee (X_3 X_4)$  that involves three two-input primitives (and, or, or) is presented below. For this purpose, two coverages:  $C(\text{and}) = 0001$ ,  $C(\text{or}) = 0111$  are used. Their interaction as the Cartesian product concerning the binary operation «or» generates the following output:

$$f(X) = (X_1 X_2) \vee (X_3 X_4) = (0001) \vee (0111) =$$

$\vee$	0	1	1	1
0	0	1	1	1
$= 0$	0	1	1	1
0	0	1	1	1
1	1	1	1	1

$$= (0111 \ 0111 \ 0111 \ 1111).$$

Forming the coverage for function, where there are redundant or irrelevant variables, is of interest:

$$f(X) = (X_1 X_2) \vee X_2 = \begin{bmatrix} X_1 & X_2 \\ 0 & \wedge_x 0 \\ 1 & 1 \end{bmatrix} \vee_x \begin{bmatrix} X_2 \\ 0 \\ 1 \end{bmatrix} = \begin{bmatrix} X_1 \wedge X_2 \\ 0 \\ 0 \\ 1 \end{bmatrix} \vee \begin{bmatrix} X_2 \\ 0 \\ 0 \\ 1 \end{bmatrix} =$$

$(X_1 \wedge X_2) X_2$	$f(X_1, X_2)$		$f(X_1, X_2) = X_2$
0	0		0
1	1	$= \overline{X_1} X_2 \vee X_1 X_2$	0
0	0		1
1	1		1

Here, the procedure for obtaining the cube of output values is added to the minimization step, which can greatly simplify the logical structure by eliminating the irrelevant variables.

The process model for obtaining the coverage of the logical functionality through its consistent expansion of  $n$  variables consists of the following items: 1) Performing the Cartesian product  $\{\vee_x, \wedge_x, \oplus_x\}$  for logic function of two ( $n$ ) variables to form vector of output values of the length  $p = 2^n$ . Here every bit of the vector of one variable  $X_i$  interacts by logic operation with every bit of the vector of other variable  $X_j$ :

$$\begin{bmatrix} X_1 & X_2 \\ 0 & \wedge_x 0 \\ 1 & 1 \end{bmatrix} \overset{X_1 \wedge X_2}{=} \begin{bmatrix} 0 \\ 0 \\ 0 \\ 1 \end{bmatrix}$$

The dimension of the resulting vector is  $p = p_i \times p_j$ ,

where  $p_i, p_j$  are width of binary vectors for the corresponding variables. 2) Consistent implementation of Cartesian (vector) logic operations on all primitives

(logic variables):  $P = \prod_{i=1}^n P_i$  for obtaining the cube of

logical functionality of the maximum dimension

$p = 2^n$ . 3) Minimizing the length of functionality cube

by excluding irrelevant variables; elimination of  $m$

variables reduces in  $2^m$  times the original dimension

of the cube (vector) of circuit operation. 4) Exclusion

of conflicting input patterns, if the terms of the logical function have the same variables.

To reduce the computational operations it is advisable to have a library of output functions for all logic operations, which occur in the functionality. In fact, these types for each circuit are no more than 10. For example, for two-output circuit shown in Fig. 1, there is only one type – and-not.




Fig. 1. Circuit structure from ISCAS library

Implementation of a process model for synthesizing the general functionality will be presented the following items: 1. Create a library of primitives in the form of cubes of their functionalities:

$C_i = (0001), i = \overline{1,6}$ . For this circuit there is one type of two-input primitive:

$$C_{\text{and-not}} = \begin{bmatrix} \overline{X_1 X_2} & Y \\ 00 & 1 \\ 01 & 1 \\ 10 & 1 \\ 11 & 0 \end{bmatrix} \overset{C}{=} 1 = (1110).$$

2. The procedure for the synthesis of the functionality cube for the circuit structure by superposition of the cubes of primitive elements is as follows:

$$C_5(Y_1) = \overset{C_3}{C_1}(\overset{C_3}{X_2} \overset{C_4}{C_2}) = (\overline{X_1 X_3})[\overline{X_2 (X_3 X_4)}];$$

$$C_6(Y_2) = \overset{C_3}{X_2} \overset{C_4}{C_2}(\overset{C_3}{C_2} \overset{C_4}{X_5}) = \overline{X_2 X_3 X_4 X_3 X_4 X_5}$$

$$C_5 = \begin{matrix} \overline{X_1 X_3} \\ 1 \\ 1 \\ 1 \\ 0 \end{matrix} \begin{matrix} \overline{X_3 X_4} \\ X_2 \\ 0 \\ 1 \\ 0 \end{matrix} \begin{matrix} \overline{X_3 X_4} \\ 1 \\ 1 \\ 1 \\ 0 \end{matrix} = \begin{matrix} \overline{X_1 X_3} & X_1 X_3 \\ 1 & 00 \\ 1 & 01 \\ 1 & 10 \\ 0 & 11 \end{matrix} \overline{X_5}$$

$$\overline{X_5} \begin{matrix} \overline{X_2 X_3 X_4} & X_2 X_3 X_4 \\ 1 & 000 \\ 1 & 001 \\ 1 & 010 \\ 1 & 011 \\ 0 & 100 \\ 0 & 101 \\ 0 & 110 \\ 1 & 111 \end{matrix} = (0001 \ 0010 \ 0101 \ 1111);$$

$$C_6 = \begin{matrix} \overline{X_3 X_4} \\ X_2 \\ 0 \\ 1 \\ 0 \end{matrix} \begin{matrix} \overline{X_3 X_4} \\ 1 \\ 1 \\ 1 \\ 0 \end{matrix} \overline{X_5} = \begin{matrix} \overline{X_3 X_4} & X_5 \\ 1 & 0 \\ 1 & 0 \\ 1 & 1 \\ 0 & \end{matrix}$$

$$= \begin{matrix} \overline{X_2 X_3 X_4} & X_2 X_3 X_4 \\ 1 & 000 \\ 1 & 001 \\ 1 & 010 \\ 1 & 011 \\ 0 & 100 \\ 0 & 101 \\ 0 & 110 \\ 1 & 111 \end{matrix} \overline{X_5} = \begin{matrix} \overline{X_3 X_4 X_5} & X_3 X_4 X_5 \\ 1 & 000 \\ 0 & 001 \\ 1 & 010 \\ 0 & 011 \\ 1 & 100 \\ 0 & 101 \\ 1 & 110 \\ 1 & 111 \end{matrix} =$$

$$= (0101 \ 0100 \ 0111 \ 1110).$$

3. Minimization of the resulting functionality cube in order to obtain a more compact solution by superposition of the tables or exclude irrelevant variables.

In the above example, the synthesis of the functionality cube is performed in accordance with the order of increasing addresses of the input variables, provided the consistency of the values of the same variables in each row of received truth table. For obtaining compact truth table of functionality provided by the circuit structure, it is necessary to perform superposition of two tables, corresponding to the outputs:

$$Y_1 = C_5 = (0001 \ 0010 \ 0101 \ 1111);$$

$$Y_2 = C_6 = (0101 \ 0100 \ 0111 \ 1110)$$

We can obtain a solution in the form of a truth table, which in this case is not completely ordered at the addresses of variables for the second function, but it is a compact table of 16 rows, presented below:

X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>	X <sub>5</sub>	Y <sub>1</sub>	Y <sub>2</sub>
0	0	0	0	0	0	0
0	0	0	1	0	0	0
0	0	1	0	0	0	0
0	1	0	0	0	1	0
1	0	0	0	1	0	1
0	0	1	1	1	0	0
0	1	0	1	0	1	1
1	0	0	1	1	0	1
0	1	1	1	0	0	1
1	0	1	1	0	1	0
0	1	1	0	0	0	1
1	0	1	0	1	1	1
1	1	0	0	1	1	1
1	1	0	1	1	1	1
1	1	1	0	1	1	1
1	1	1	1	1	1	0

What does the practice of obtaining the coverage in the form of a cube, which is a vector of output states of the functionality? 1. First of all it is easy to specify of arbitrarily complex circuit of n variables by a binary

vector of the dimension  $2^n$ . 2. Processability of implementation of this form of functionality in the chips of programmable logic, where logic functions are represented by truth tables, realized as address memory. 3. Processability of functionality synthesis through the use of LUT (Look Up Table) by dividing the vector-cube on segments multiple the power of two. It should be noted that the logic function of any structure is quite difficult to realize in regular memory elements without introducing redundancy. Therefore, the proposed approach for obtaining a single cube of the logic circuit and subsequent decomposition of the vector on segments, corresponding to the existing in PLD tabular LUTs (4 inputs) is an effective technological solution. 4. Compactness of writing functionality in the form of a vector for solving the problems of analysis, fault simulation and fault free behavior, test synthesis and fault detection. 5. Processability and effectiveness of addressed implementation of Boolean structures of n variables in the software models, where the address space does not need to divide on segments in compliance with the limitations of the hardware primitives. 6. Transformation of the cubic structure in the functionality cube and subsequent decomposition of it on regular segments corresponding to the tabular LUT-primitives greatly simplifies solving the tasks of prototype testing, implemented in the chip PLD. 7. The vector (cube) of outputs

$C = (C_1, C_2, \dots, C_i, \dots, C_p), p = 2^n$ , is implicit and compact (not analytical or tabular) representation of



Boolean function, focused on addressed executing of logic operations:

$$Y = f(X_1, X_2, \dots, X_i, \dots, X_n) = A(X_1, X_2, \dots, X_i, \dots, X_n) = C(X_1, X_2, \dots, X_i, \dots, X_n) = C(A_1, A_2, \dots, A_i, \dots, A_n).$$

For instance, the function of three variables  $Y = X_1 X_2 \vee X_3 = A(X_1, X_2, X_3)$  after synthesis of the output vector  $C = (C_1, C_2, \dots, C_i, \dots, C_p), p = 2^3$  will be represented in the form of cube  $C = (01010111)$ , where each bit defines the state of the functionality depending on the address (the address of the cell) formed by the input word of three bits, corresponding to the variable  $Y = A(X_1, X_2, X_3)$ . For example,  $Y = C(A = 011) = 1$ . If the length of the cube  $C$  is known and is equal to  $p$ , then the number of variables forming the address for the extraction of required bit from  $C$ -vector is given by:  $n = \log_2 p$ .

#### 4. Implementation of the functionality in the technological PLD structure

Solving the problem reduces to the partition of the functionality cube on segments, which can be associated with library primitives of the chip. There are some four-input primitives (memory cells for storing the truth table LUT) on chip PLD (FPGA). Primitives can be packed in logical sectors (Slice), consisting of two primitives, combined by multiplexer that allows increasing the digit capacity of input variables up to five. Subsequent union of two sectors through the multiplexer increases the digit capacity of input variables up to six. At that chip technology provides that every two pairs of sectors are multiplexed in blocks CLB (Configurable Logic Block), which makes it possible to increase the number of inputs of the synthesized logic function within CLB up to seven variables. The structure of the above modules (LUT, Slice, CLB) is shown in Fig. 2.




Fig. 2. The structure of PLD models

Here, the function value of seven variables is formed at the output of the multiplexer MUXF7. The subsequent increase of the digit capacity of input variables is associated with forced structural organization of CLB components in the hierarchical structures of higher level: one CLB is capable of forming any function of seven variables, 2 CLBs – 8 variables, 4 CLBs – nine variables, eight CLBs – 10 variables. In general, the functional dependence of the quantity of variables  $n$  upon the number of CLB blocks  $N$  has the following form:

$$n = \log_2 N + 7.$$

To estimate the hardware complexity of synthesis or implementation of computational structure it is necessary to have an inverse relationship of quantity of logical blocks CLB upon the complexity of logic function, reduced to the number of variables  $n$  or

power of functionality cube  $N = 2^n$ . For example, for the function of  $n = 10$  variables, it is necessary to have 8 CLBs on-chip. In general, the number of logical CLB blocks, depending on the quantity of variables of the synthesized function, is equal to:

$$N = 2^{n-7}, n = 7, 8, 9, \dots$$

As the number of LUT primitives, then the estimation of the hardware complexity will be represented by the following expression:

$$N^* = 8L \times 2^{n-7} + 4M \times 2^{n-7} = (8L + 4M) \times 2^{n-7}.$$

Here  $8L$ ,  $4M$  are hardware complexity of LUT implementation and multiplexor, included in CLB. At that the important characteristics of functionality implementation – the structural depth as the number of hierarchy levels, expressed in the number of LUTs and/or multiplexers on the longest logical path, and its delay  $D$  – also depend on the number of variables (delay of the multiplexer):

$$S = (n - 3);$$

$$D = (n - 3) \times D_M.$$

An instance: a cube of digital structure contains  $p = 4096$ , ( $n = 12$ ) bits (variables).

After synthesis the characteristics of such functionality will be the followings:

$$N = 2^{12-7} = 32;$$

$$N^* = (8L + 4M) \times 2^{n-7} = (8L + 4M) \times 2^5 = 32 \times (8L + 4M);$$

$$S = (12 - 3) = 9;$$

$$D = 9 \times D_M.$$

If the temporal characteristics of primitives for a particular chip of programmable logic, as well as hardware cost estimates of implementation of the structural components (LUT, Slice, CLB) are known, the parameters of functionality, implemented in the chip PLD (FPGA), can be calculated more accurately.

#### 4. Conclusion

The scientific novelty lies in the proposed superposition method for synthesizing the cube of functionality, which is characterized by the use of the structure of primitive elements. For specific class of devices it can considerably reduce the time of obtaining the model of digital device, focused to the implementation in PLD chips.

The practical significance consists of significant increase in the speed of synthesis and minimization of cubic coverage of logic models through parallel execution of vector logic operations and taking into account the structural features of programmable logic devices. The method for constructing the functionality cube makes it possible to simplify solving the synthesis problem for the digital structure on chip through the use of components (LUT, Slice, CLB), which is of particular interest for its industrial use.

#### 10. References

- [1] Beth T. Quantum computing: an introduction // Proceedings of the IEEE International Symposium on Circuits and Systems, ISCAS.– 2000.– Geneva.– Vol. 1.– P. 735 – 736.
- [2] Jonker P., Jie Han. On quantum and classical computing with arrays of superconducting persistent current qubits // Proceedings of Fifth IEEE International Workshop on Computer Architectures for Machine Perception.–2000.– P. 69 – 78.
- [3] Keyes R.W. Challenges for quantum computing with solid-state devices // Computer.– Jan. 2005.– Vol. 38, Issue 1.– P. 65 – 69.
- [4] Glassner A. Quantum computing. 3. // IEEE Computer Graphics and Applications.– Nov/Dec 2001.– Vol. 21, Issue 6.– P. 72 – 82.
- [5] M.F. Bondaryenko, O.A. Guz, V.I. Hahanov, Yu.P. Shabanov-Kushnaryenko. Infrastructure for brain-like computing. Kharkov: Novoye Slovo. 2010. 160 p.
- [6] Mark Gregory Whitney. Practical Fault Tolerance for Quantum Circuits. PhD Dissertation in Computer Science. Berkeley: University of California. 2009. 206p.
- [7] Hahanov V. I., Litvinova E. I., Chumachenko S. V., Guz O.A. Logic associative computer. Electronic modeling. 2011. No 1. P. 73-90.
- [8] Hahanov V., Wajeb Gharibi, Litvinova E., Chumachenko S. Information analysis infrastructure for diagnosis. Information. An international interdisciplinary journal. 2011. Japan. Vol.14. No 7. P. 2419-2433.
- [9] V.I. Hahanov. "Digital System-on-Chip Design and Test. Kharkov: Novoye Slovo, 2009. 484 p.

Camera-ready was prepared in Kharkov National University of Radio Electronics  
Lenin Ave, 14, KNURE, Kharkov, 61166, Ukraine

Approved for publication: 27.08.2012. Format 60×84<sup>1</sup>/<sub>8</sub>.

Relative printer's sheets: 49. Circulation: 200 copies.

Published by SPD FL Stepanov V.V.

Ukraine, 61168, Kharkov, Ak. Pavlova st., 311

Матеріали симпозиуму «Схід-Захід Проектування та Діагностування – 2012»  
Макет підготовлено у Харківському національному університеті радіоелектроніки

Редактори: Володимир Хаханов, Світлана Чумаченко, Євгенія Литвинова

Пр. Леніна, 14, ХНУРЕ, Харків, 61166, Україна

Підписано до публікації: 27.08.2012. Формат 60×84<sup>1</sup>/<sub>8</sub>.

Умов. друк. Арк. 49. Тираж: 200 прим.

Видано: СПД ФЛ Степанов В.В.

Вул. Ак. Павлова, 311, Харків, 61168, Україна