### MINISTRY OF EDUCATION AND SCIENCE OF UKRAINE

### KHARKOV NATIONAL UNIVERSITY OF RADIOELECTRONICS

ISBN 966-659-113-8

# Proceedings of IEEE East-West Design & Test Workshop (EWDTW'06)

Copyright © 2006 by The Institute of Electrical and Electronics Engineers, Inc.



Sochi, Russia, September 15 – 19, 2006

## **CONTENTS**

A Black-Box-Oriented Test Methodology  A. Benso, A. Bosio, P. Prinetto, A. Savino	. 11
Design and Optimization of Fault-Tolerant Distributed Real-Time Systems  Peng Z., Izosimov V., Eles P., Pop P	. 16
Interconnect Yield Improvement for Networks on Chip  Andre Ivanov	. 22
The Scaling Semiconductor World and Test Technology  Yervant Zorian	. 22
A Unified HW/SW Interface Model to Remove Discontinuities Between HW and SW Design  A. Jerraya	. 23
Background Cache for Improving Memory Fault Tolerance  Michail F. Karavay, Vladimir V. Sinelnikov	. 24
Factors in High-Speed Wireless Data Networking – New Ideas and a New Perspective  Daniel Foty	. 29
Hierarchical Silicon Aware Test and Repair IP: Development and Integration Flow Reducing Time to Market for Systems on Chip Samvel Shoukourian, Yervant Zorian	. 39
The Pivotal Role of Performance Management in IC Design  Eyck Jentzsch	. 41
TEST METHODS AND TOOLS	
Analysis of a Test Method for Delay Faults in NoC Interconnects  Tomas Bengtsson, Artur Jutman, Shashi Kumar, Raimund Ubar, Zebo Peng	. 42
Unified Framework for Logic Diagnosis A. Rousset, P. Girard, S. Pravossoudovitch, C. Landrault, A. Virazel	. 47
Hierarchical Systems Testing based on Boundary Scan Technologies  Hahanov V., Yeliseev V., Hahanova A., Melnik D	. 53
Testing the Hardware Implementation of a Distributed Clock Generation Algorithm for SoCs  A. Steininger, T. Handl, G. Fuchs, F. Zangerl	. 59
Extended Boundary Scan Test Using Hybrid Test Vectors  Jan Heiber	. 65
A March Test for Full Diagnosis of All Simple Static Faults in Random Access Memories  G. Harutunyan, Valery A. Vardanian	. 68
Efficient Implementation of Physical Addressing for Testing and Diagnosis of Embedded SRAMs for Fa Coverage Improvement K. Aleksanyan, Valery A. Vardanian	
High Level Models Based Functional Testing of Pipelined Processors	76

On Complexity of Checking of Cryptosystems  Volodymyr G. Skobelev	82
Distributed Fault Simulation and Genetic Test Generation of Digital Circuits  Skobtsov Y.A., El-Khatib A.I., Ivanov D.E	. 89
Hierarchical Evolutionary Approach to Test Generation Skobtsov V.Y. Skobtsov Y.A	95
VERIFICATION	
Incremental ABV for TLtoRTL Design Refinement Nicola Bombieri, Franco Fummi, Graziano Pravadelli1	100
RTL Compiler Templates Verification: Approach to Automation  Lev Danielyan, Sergey Hakobyan1	108
Verification of Implementation of Parallel Automata (Symbolic Approach)  Andrei Karatkevich1	112
SystemCFL: An Infrastructure for a TLM Formal Verification Proposal (with an overview on a tool set for practical formal verification of SystemC descriptions)  K.L. Man, Andrea Fedeli, Michele Mercaldi, M.P. Schellekens1	
System Level Methodology for Functional Verification SoC Alexander Adamov, Sergey Zaychenko, Yaroslav Miroshnychenko, Olga Lukashenko1	22
Path Sensitization at Functional Verification of HDL-Models  Alexandr Shkil, Yevgeniya Syrevitch, Andrey Karasyov, Denis Cheglikov1	26
Dynamic Register Transfer Level Queues Model for High-Performance Evaluation of the Linear Tempor Constraints  Vladimir Hahanov, Oleg Zaharchenko, Sergiy Zaychenko1	
The Automation of Formal Verification of RTL Compilers Output  Pavlush Margarian	
LOGIC, SYSTEM AND PHYSICAL SYNTHESIS	
Congestion-Driven Analytical Placement Andrey Ayupov, Alexander Marchenko1	43
Estimation of Finite State Machine Realization Based on PLD  E. Lange, V. Chapenko, K. Boule1	49
Encoding of Collections of Fragment of Variables  Barkalov A.A., Ahmad Fuad Bader, Babakov R.M1	153
An Algorithm of Circuit Clustering for Logic Synthesis  O. Venger, I. Afanasiev, Alexander Marchenko1	56
CMOS Standard Cell Area Optimization by Transistors Resizing  Vladimir Rozenfeld, louri Smirnov, Alexander Zhuravlev1	163
Optimization of Address Circuit of Compositional Microprogram Unit Wisniewski R., Alexander A. Barkalov, Larysa A. Titarenko1	167

Optimization of Circuit of Control Unit with Code Sharing  Alexander Barkalov, Larysa Titarenko, Małgorzata Kołopieńczyk	171
Routing a Multi-Terminal Nets with Multiple Hard Pins by Obstacle-Avoiding Group Steiner Tree Construction  J. D. Cho, A. I. Erzin, V. V. Zalyubovsky	175
Optimization for Electro- and Acousto-Optical Interactions in Low-Symmetric Anisotropic Materials Kajdan Mykola, Laba Hanna, Ostrovskij Igor, Demyanyshyn Nataliya, Andrushchak Anatolij, Mytsyk Bohdan	179
Force-Position Control of the Electric Drive of the Manipulator  A.V. Zuev, V.F. Filaretov	184
FAULT TOLERANCE	
K-out-of-n and K(m,n) Systems and their Models Romankevych V., Potapova K., Hedayatollah Bakhtari	189
Fault Tolerant Systems with FPGA-based Reconfiguration Devices  Vyacheslav S. Kharchenko, Julia M. Prokhorova	190
Fault-Tolerant Infrastructure IP-cores for SoC: Basic Variants and Realizations Ostroumov Sergii, Ushakov A. A., Vyacheslav S. Kharchenko	194
Fault-tolerant PLD-based Systems on Partially Correct Automatons  Nataliya Yakymets, Vyacheslav Kharchenko	198
FME(C)A-Technique of Computer Network Reliability and Criticality Analysis  Elyasi Komari Iraj, Anatoliy Gorbenko	202
TEST GENERATION AND TESTABILITY	
Scan Based Circuits with Low Power Consumption Ondřej Novák, Zdeněk Plíva	206
Memory Address Generation for Multiple Run March Tests with Different Average Hemming Distance S.V. Yarmolik, V.N. Yarmolik	
Structural Method of Pseudorandom Fixed Weight Binary Pattern Sequences Generation  Romankevych A., Grol V., Fallahi Ali	217
Test Pattern Generation for Bridge Faults Based on Continuous Approach  N. Kascheev, F. Podyablonsky	222
Hierarchical Analysis of Testability for SoCs  Maryna Kaminska, Vladimir Hahanov, Elvira Kulak, Olesya Guz	226
Embedded Remote Wired or Wireless Communication to Boundary-Scan Architectures  Mick Austin, Ilkka Reis, Anthony Sparks	231
Economics Modeling the DFT of Mixed-Signal Circuits Sergey G. Mosin	23€
CAD TOOLS AND DEVICES	
Optimal Electronic Circuits and Microsystems Designer  A.I. Petrenko	239

Computer Aided Design Support of FSM Multiplicative Decomposition  Alexander Sudnitson, Sergei Devadze	241
Complex Process Engineering of Projection of Electronic Devices by Means of Automized System SATURN  D.V. Bagayev, A.C. Firuman	247
Hand-Held Mobile Data Collecting Terminal  Armen Saatchyan, Oleg Chuvilo, Chaitanya Mehandru	252
Logic and Fault Simulation Based on Multi-Core Processors Volodymyr Obrizan, Valeriy Shipunov, Andiry Gavryushenko, Oleg Kashpur	255
HES-MV – A Method for Hardware Embedded Simulation  Vladimir Hahanov, Anastasia Krasovskaya, Maryna Boichuk, Oleksandr Gorobets	257
Hierarchical Approach for Functional Verification of HW/SW System on Chip (SoC)  Oleksandr Yegorov, Podkolzin N., Yegor Denisov, Andrey Yazik	264
Output Buffer Reconfiguration in Case of Non Uniform Traffic  Vyacheslav Evgrafov	267
DESIGN METHODS AND MODELING	
Time-Sensitive Control-Flow Checking Monitoring for Multitask SoCs Fabian Vargas, Leonardo Picolli, Antonio A. de Alecrim Jr., Marlon Moraes, Márcio Gama	272
Development and Application of FSM-Models in Active-HDL Environment for Network Protocols Tes Anna.V. Babich, Oleksandr Parfentiy, Eugene Kamenuka, Karina Mostovaya	
How to Emulate Network-on-Chip?  Peeter Ellervee, Gert Jervan	282
Multistage Regular Structure of Binary Counter of ones Arbitrary Modulo Saposhnikov V. V., Saposhnikov VL. V., Urganskov D. I.	287
An Enhanced Analogue Current-Mode Structure of WP Control Circuit of Neural Networks  Hossein Aghababa, Leyla S.Ghazanfari, Behjat Forouzandeh	291
One-Parameter Dynamic Programming Algorithm for Optimal Wire Selection Under Elmore Delay MA.I. Erzin, V.V. Zalyubovsky	
Analytical Model of Clock Skew in Buffered H-Trees  Dominik Kasprowicz	301
High-Level Facilities for Modeling Wireless Sensor Networks  Anatoliy Doroshenko, Ruslan Shevchenko, Konstantin Zhereb	305
Class E Power Amplifier for Bluetooth Applications Olga Antonova, George Angelov, Valentin Draganov	311
An Automation Method for Gate-Count Characterization of RTL Compilers  Arik Ter-Galstyan	313
Algorithmic Method of The Tests Forming for Models Verification of Microcircuits Memory  M.K. Almaid, V.A. Andrienko, V.G. Ryabtsev	317

SUM IP Core Generator – Means for Verification of Models–Formulas for Series Summation in RKHS Vladimir Hahanov, Svetlana Chumachenko, Olga Skvortsova, Olga Melnikova	
Design of Wavelet Filter Bank for JPEG 2000 Standard Hahanova I.V., Hahanov V.I., Fomina E., Bykova V., Sorudeykin K	. 327
Design of Effective Digital Filters in FPGA Pavel V. Plotnikov	. 332
POSTER SESSION	
Applications of Combinatorial Cyclic Codes for Images Scan and Recognition  Vladimir Valkovskii, Dmitry Zerbino, Oleg Riznyk	. 335
Architecture of Internet Access to Distributed Logic Simulation System  Ladyzhensky Y.V., Popoff Y.V.	. 339
Computer System Efficient Diagnostics with the Usage of Real-Time Expert Systems  Gennady Krivoulya, Alexey Lipchansky, Olga Korobko	. 344
DASPUD: a Configurable Measurement Device Nikolay P. Molkov, Maxim A. Sokolov, Alexey L. Umnov, Dmitry V. Ragozin	. 348
Design Methods of Self-Testing Checker for Arbitrary Number of Code Words of (m,n) Code Yu. B. Burkatovskaya, N.B. Butorina, A. Yu. Matrosova	. 355
Dynamic Heat and Mass Transfer in Saline Water due to Natural Convection Flow over a Vertical Flat Plate Rebhi A. Damseh	
Effect of Driving Forces On Cylindrical Viscoelastic Fluid Flow Problems  A. F. Khadrawi, Salwa Mrayyan, Sameh Abu-Dalo	
Evolutional Methods for Reduction of Diagnostic Information  D. Speranskiy	
Evolutionary Algorithms Design: State of the Art and Future Perspectives  Yuri R. Tsoy	
Functional properties of faults on fault-secure FSM design with observing only FSM outputs  S. Ostanin	. 380
Hardware Methods to Increase Efficiency of Algorithms for Distributed Logic Simulation  Ladyzhensky Y.V., Teslenko G.A	. 385
Information Embedding and Watermarking for Multimedia and Communication  Aleksandr V. Shishkin	. 386
Low Contrast Images Edge Detector I.V. Ruban, K.S. Smelyakov, A.S. Smelyakova, A.I. Tymochko	. 390
Minimization of Communication Wires in FSM Composition S.V. Zharikova, N.V. Yevtushenko	. 397
Neuro-Fuzzy Unit for Real-Time Signal Processing	. 403

On Decomposition of Petri Net by Means of Coloring  Wegrzyn Agnieszka407
Single-Argument Family of Continuous Effectively Computed Wavelet Transforms  Oleg E. Plyatsek, Majed Omar Al-Dwairi414
Synthesis Methods of Finite State Machines Implemented in Package ZUBR Valery Salauyou, Adam Klimowicz, Tomasz Grzes, Teodora Dimitrova-Grekow, Irena Bulatowa. 420
Synthesis of Logic Circuits on Basis of Bit Transformations Yuri Plushch, Alexander Chemeris, Svetlana Reznikova423
System of K-Value Simulation for Research Switching Processes in Digital Devices  Dmitrienko V.D., Gladkikh T.V., Leonov S.Yu428
Test Points Placement Method for Digital Devices Based on Genetic Algorithm  Klimov A.V., Speranskiy D.V436
The Approach to Automation of Designing Knowledge Base in the Device-Making Industry  O.V. Bisikalo440
The Optimal Nonlinear Filtering of Discrete-Continuous Markovian Processes in Conditions of Aposteriory Uncertainty  Victor V. Panteleev
The Realization of Modified Artificial Neural Network for Information Processing with the Selection of Essential Connections by the Program Meganeuro  E.A. Engel
Web-system Interface Prototype Designing Globa L.S., Chekmez A. V., Kot T. N453
A Bio-Inspired Method for Embedded System Scheduling Problems  Abbas Haddadi, Saeed Safari, Behjat Forouzandeh456
Iterative Array Multiplier with On-Line Repair of Its Functions  Drozd A., Lobachev M., Reza Kolahi, Drozd J461
Mathematical Modeling and Investigation of a Main SDH-Network Structural Reliability  M.M. Klymash, I.M. Dronyuk, R.A. Burachok464
Experimental Investigation of Two Phase Flow Pressure Drop and Contraction on Tee Junction Shannak Benbella, Al-Qudah Kalid, Al-Salaymeh Ahmed, Hammad Mahmoud, Alhusein Mahmoud . 467
Application of Adaptive and New Planning Methods to Solve Computer-Aided Manufacturing Problems Nevludov I.Sh., Litvinova E.I., Evseev V.V., Ponomarjova A.V472
Petri Net Decomposition Algorithm based on Finding Deadlocks and Traps  Agnieszka Wegrzyn, Marek Wegrzyn477
Testing for Realistic Spot Defects in CMOS Technology: a Unified View  Michel Renovell
AUTHORS INDEX 483

### **Hierarchical Analysis of Testability for SoCs**

Maryna Kaminska, Vladimir Hahanov, Elvira Kulak, Olesya Guz Kharkov National University of Radio Electronics, Ukraine E-mail: {hahanov, maryna4329}@kture.kharkov.ua

### **Abstract**

This paper presents the strategy of testable SoC design procedure. This approach based on the testability analysis on different levels of abstractions (gate level, register transfer level, system level). Analysis is based on structural analysis of SoC. Proposed methods give possibility to simplify the verification task and to generate test synthesis and and/or to improve faults covering for the given inputs. The main goal of the presented algorithms is to increase fault coverage before test generation and to decrease verification time. It could be reached by improving of testability and simplification of the verification task.

### 1. Introduction

As a complexity of today's ASIC designs continues to increase, the challenge of verifying these designs intensifies at an even greater rate [1]. Testability is one of the most important factors that are considered at digital devices design along with reliability, speed and the cost. The low level of device testability leads to increasing of number of non-tested faults and verification time at design, production and operations stages. Therefore, the cost of diagnostic (a degree of faults concentration) decreases essentially during techniques of testability design.

The cost of a fault essentially increases in the process of ASIC crystal implementation (Fig. 1). Hence analysis of testability needs to be done at earlier level of device description. This is the main reason of development of the methods of testability analysis at the different levels of abstraction: system, RT, and gate levels.

Object under test – system on chip, which can be presented on different levels of abstraction.

Goal of work – maximal decreasing of test procedure cost; to provide digital circuit testability on all design levels of abstraction, till device manufacturing stage. To provide device testing possibility with minimal test by adding of scan cells on bottlenecks in circuit (circuit's parts, which hard to test).




Figure 1. Dependence between cost and verification

Tasks: 1) to develop the method of testability analysis on different levels of abstraction. 2) Minimal increasing of observable lines in circuit or code lines, which will provide the best fault coverage. 3) To develop strategy of minimal additional lines selection. 4) To develop algorithm of circuit modification. 5) Verification and testing of developed methods on standard benchmarks.

It is need to provide testability analysis of developed system model on all of design stages. Here, the most adequate analysis is corresponding to most accurate model, represented on gate level. In this case, circuit is presented by the most detailed structure. Nevertheless, testability analysis on the more high levels of abstraction, where project model is represented as structure of interconnected components, laboriousness of analysis procedure is minimal, but testability values and further project modification based on boundary scan technology can essentially influence on diagnostic assurance and maintenance costs (time and economic expenses directed on test synthesis, fault simulation and diagnosis for each design stages). Using of IEEE DFT standards is presented on Fig. 2. Standard instructions are ensuring the scan and test modes of System on Chip (SoC) components.

Thus, for test procedure organization on the gate level is enough to use scan path, which consist of easy tested, modified boundary scan cells [2],[4],[7].

For testing procedure organization on register transfer level is practicable to use such DFT standards as IEEE 1149.1BS [4] or IEEE 1500SECT [5].

For device analysis and test procedure realization on system (algorithmic) level is proposed to present the program code as oriented marked Moore graph (FSM). To test such structure is supposed to use System JTAG standard [6].




Figure 2. Levels of abstraction

To succeed goal of work it is need to provide scan procedure of internal weakly observable and controllable lines in circuit.

Developed device, as a rule, can be presented as composition of control automata and operational automata. Structure of relations between control automata and operational automata could be specified by model on figure 3.

$$M = \langle X, Y, Z, f, g \rangle,$$
 (1)

where  $X = \{X_1, X_2, ..., X_i, ..., X_m\}$ ,

$$Y = \{Y_1, Y_2..., Y_i, ..., Y_h\}, Z = \{Z_1, Z_2..., Z_r, ..., Z_k\} - sets$$

of inputs, internal and outputs variables. Relations between these variables could be described by generalized equations:

$$Y(t) = f[X(t-1), X(t), Y(t-1), Z(t-1)];$$
  

$$Z(t) = g[X(t-1), X(t), Y(t-1), Y(t), Z(t-1)].$$
(2)




Figure 3. Model of device

Structure of control automata could be presented as oriented marked Moore graph. Operational device, as usually, could be presented by regular structure, which easy to analyse on gate level or register transfer level. Such decomposition of control and operational automata is presented on figure 4.




Figure 4. Decomposition of CM and OM.

### 2. Testability analysis for FSM

In a FSM all hard reachable states have to be tested. The deadlock situation is also need to be tested. The places of branches localization and code feedbacks (if, case, loop, while operators) is also needed to be tested. The proposed method calculates the value of the vertex reachability (testability). The analysis is done on the marked Moore graph-scheme.

### 2.1. Calculation of reachability (controllability)

The reachability of the initial vertex is  $R(a_1)=1$ . The controllability of each vertex depends of the value of reachability of the previous vertex and of the reachability index. The reachability can take the relative value from [0; 1]. The initial vertex has 100% of controllability.  $R(a_i)=0$  has the vertex that can not be accessible by any graph path

$$R(a_{j}) = \sum_{i=1}^{m} R(a_{i-1}) \times \frac{1}{n} \times w_{ij}$$
 (3)

where n is the number of all possible set of graph path to the vertex  $a_i$ ;  $w_{ij}$  is edge weight:  $w_{ij}=1/k_i$ : k is the number of outgoing edges, m is the number of incoming edges.

The Fig. 5 depicts the marked graph-scheme of Moore machine. The total controllability before modification is equal R<sub>total</sub>=0,333455.




Figure 5. Marked flow-chart of Moore FSM

 $R(a_1) = 1;$   $R(a_2) = 1;$   $R(a_3) = 0,2863533467;$   $R(a_4) = 0,2863533467;$   $R(a_5) = 0,035794183;$   $R(a_6) = 0,008948545;$   $R(a_7) = 0,0363545;$   $R(a_8) = 0,045301.$ 




Figure 6. Modified graph of Moore FSM

For our example the worth case of controllability is exists for the vertex a<sub>6</sub> (Fig. 6).

So the additional condition x4 could be added to flowchart structure.

The total controllability before modification is equal R<sub>total</sub>=0,41725 (Figure 5).

 $R(a_1) = 1;$  $R(a_2) = 1;$  $R(a_3) = 0.2863533467$ ;  $R(a_4) = 0.2863533467$ ;  $R(a_5) = 0.035794183;$   $R(a_6) = 0.05894;$  $R(a_7) = 0.039462;$  $R(a_8) = 0.0484105$ ;

### 3. Testability analysis for RTL

Table presentation of digital devices is used to present models of functional elements and for their analysis. Table representation is the most practically feasible information perception form for user and computer, which based on cubic computation, mathematical tool for compact description of digital structures. Main disadvantage of table representation of finite state machine is dimension. It is could be decreased by using redundancy in alphabet for binary Boolean variables states coding. Thus, estimation of the testability is based on the topological analysis of the circuit. In probabilistic approaches values of controllability, observability, and testability are depend on truth table of primitive. In this case the extended probabilistic method for gate level could be used [3].

However, when device is presented by cubic coverage, problem of simulation of value 'X' is occurring. For obtaining of accurate analysis of cubic coverage,

which stored in memory, it is proposed to redefine the symbol 'X'. Testability analysis algorithm for RT level is following. Values of controllability for primary inputs are equal to  $P(X_i) = 0.5$  (input of circuit could be set in logic one or logic zero as well). Values of controllability are calculated from primary inputs to primary outputs through circuit structure. Output values of block under test are dependent of values of controllability of inputs and logic zero (one) propagation ratio. Ratio could be calculated by formulas:

$$K(0) = \frac{n(0)}{n(0) + n(1)}; \quad K(1) = \frac{n(1)}{n(0) + n(1)}; \quad (4)$$

Thus, values of controllability of each node are calculated by following formulas:

$$P^{0}(X_{i+1}) = K(0) \cdot \prod_{i=1}^{m} P^{0}(X_{i});$$
 (5)

$$P^{0}(X_{i+1}) = K(0) \cdot \prod_{i=1}^{m} P^{0}(X_{i});$$

$$P^{1}(X_{i+1}) = K(1) \cdot \prod_{i=1}^{m} P^{1}(X_{i});$$
(6)

where n(1), (n(0)) is number of vectors, which gives logic one (zero) on the output of device; m - number of inputs in logic block.

Values of the testability are calculated for each line (node). Indexes, that calculated are intended for comparative analysis of the testability of the nodes of the circuit. Analysis of the topology of the device is performed on the register transfer level description of the circuit. In case when convergent fan-outs are present in circuit, formulas have to be modified to following:

$$P^{0}(X_{i+1}) = K(0) \cdot \prod_{i=1}^{m} P^{0}(X_{i}) \cdot 2^{k+1};$$
 (7)  
$$P^{1}(X_{i+1}) = K(1) \cdot \prod_{i=1}^{m} P^{1}(X_{i}) \cdot 2^{k+1};$$
 (8)

$$P^{1}(X_{i+1}) = K(1) \cdot \prod_{i=1}^{m} P^{1}(X_{i}) \cdot 2^{k+1};$$
 (8)

where k - number of convergent fan-outs. This rule is valid for testability analysis on gate level as well.

### 4. Testability analysis for gate level

More detailed and adequate analysis is executed on the gate level. Here values of controllability, observability, and testability are calculated for each line in circuit. Such analysis is executed for circuits, which can not be tested by deterministic test.

Controllability CY - the quantity of ability of the device to generate on a set line value 0 (CY<sup>0</sup>) or 1(CY<sup>1</sup>) which depends on a logic function of the device. It decreases with the increasing of a distance of a line from external inputs of the circuit. Controllability can take the relative value, which belong to [0; 1] interval.

CY = 1 – has primary inputs of the device, where it is possible to set logic '0' and '1'. CY = 0 – has line, that can not be set in any of the logic values.

Practically, most values of the controllability are situated between the limits of range [0; 1]. In general case, controllability of inputs of the gates is not equal 100%. Therefore controllability must consider ability to transmit logic values from gate and values of the controllability on its inputs:

$$CY^{0}(Y) = KCY^{0} \cdot f^{0}, \quad CY^{1}(Y) = KCY^{1} \cdot f^{1}$$
 (9)

where KCY – coefficient of the controllability transfer, that defined by the logic function of the gate (KCY<sup>1</sup> – for setting of logic one on the output of the gate, KCY<sup>0</sup> – for setting of logic zero on the output of the gate);

Coefficients of the controllability transfer are defined by these expressions:

$$KCY^0 = \frac{N(0)}{N(1) + N(0)}, \quad KCY^1 = \frac{N(1)}{N(1) + N(0)}$$
 (10)

where N(0) (N(1)) – number of all methods of setting of logic zero (one) on the primitive output line.  $f^0$  – function, which defined by formula:

$$f^{0} = \left[\sum_{\forall z} \frac{CY^{i}(X_{1}) + CY^{j}(X_{2}) + ... + CY^{k}(X_{n})}{n}\right] / m$$
(11)

where n – number of gate's inputs;  $z^0$  – input patterns  $(X_1, X_2, ..., X_n)$ , which allow to obtain logic '0' on the output Y; m – number of patterns  $z^0$ ; i,j,...,  $k \in \{0,1\}$  and equal to 0, if  $X_1, X_2, ..., X_n$  on  $z^0$  are equal to zero value; and equal to 1, if  $X_1, X_2, ..., X_n$  on  $z^0$  are equal to one value.

f<sup>1</sup> – function, which defined by formula:

$$f^{1} = \left[\sum_{\forall z^{1}} \frac{CY^{i}(X_{1}) + CY^{j}(X_{2}) + ... + CY^{k}(X_{n})}{n}\right]/p (12)$$

where n – number of gate inputs;  $z^1$  – input patterns  $(X_1, X_2, ..., X_n)$ , which allow to obtain logic '1' on the output Y; p – number of patterns  $z^1$ ; i,j,...,  $k \in \{0,1\}$  and equal to 0, if  $X_1, X_2, ..., X_n$  on  $z^1$  and take on '0' values, and, equal to 1, if  $X_1, X_2, ..., X_n$  on  $z^1$  take on '1' values. Sum of  $z^0$  and  $z^1$  patterns is equal to  $2^n$ .

Calculation of controllability is beginning from primary inputs to primary outputs. It is not necessary to solve linear equations for sequential circuits, as in classical methods, because the fun-outs must be cut.

### 4.1. Calculation of the observability

Observability OY – the quantity of ability of the device to transport a condition of considered line on external outputs of the circuit which depends on logic functionality of the device.

Observability can take a relative value in [0, 1].

OY = 1 for primary output of the device.

OY = 0, if it is impossible to change the logic value on the primary output by changing logic value in the node. Practically, most values of the observability are situated between the limits of range [0; 1].

In general case (Fig. 7), transferring faults through primitive (logic gate) from inputs to output is depends on the ability to activate the appointed input. It is depends on the ability to set the fix values on the some/all inputs, which allows activating the path to appointed output of the device (the function of the controllability of these inputs).




Figure 7. Observability calculation

Therefore, observability is defined by the equation:

$$OY(X - primout) = OY(Y - primout) \cdot g,$$
 (13)

where primout – primary output of device; X - Y - primout – activation path; g – arithmetic mean of values of the controllability (on the inputs), which ensures activate of the input X to output Y.

$$g = \frac{CY^{i}(X_{1}) + CY^{j}(X_{2}) + ... + CY^{k}(X_{n-1})}{n-1}$$
 (14)

where n – number of inputs of device,  $(X_1, X_2, ..., X_{n-1})$  – input patterns  $(z_a)$ , which provides the activation of  $X_n - Y$  path,  $i,j,..., k \in \{0,1\}$  and equal to 0, if  $X_1, X_2, ..., X_{n-1}$  on  $z_a$  take on '0' values, and, are equal to 1, if  $X_1, X_2, ..., X_{n-1}$  on  $z_a$  take on '1' values. Values of observability are calculated from primary outputs to primary inputs.

### 4.2. Calculation of the testability

Testability of node can be calculated as multiplication of it controllability and observability.

$$TY^{0}(Y) = CY^{0}(Y) \cdot OY(Y), \qquad (15)$$

$$TY^{1}(Y) = CY^{1}(Y) \cdot OY(Y), \qquad (16)$$

$$TY(Y) = (TY^{0}(Y) + TY^{1}(Y))/2,$$
 (17)

where  $TY^0(Y)(TY^1(Y)) - 0$  – testability (1- testability) of node Y; TY(Y) – testability of node Y.

General value of circuit's testability can be presented as measure of average laboriousness of test generation for circuit's node; therefore, this measure can be presented as an arithmetic mean of testabilities of all nodes in circuit, i.e.

$$TY_{circuit} = \left[ \sum_{i=1}^{L} TY(Y_i) \right] / L, \qquad (18)$$

TY<sub>circuit</sub> – general testability of circuit, L – number of nodes in circuit. For convenient interpretation of the results it is taken the 8-th root of the controllability, observability and testability values. Method complexity (performance) is linear.

# 5. Strategy of Testing and Modification. Experimental Results

Strategy of point selection for the circuit modification on the gate level is: 3% of lines are selected with the minimal value of controllability and observability at the same time to the selected lines the lines with maximal value is added. Usually the number of such selected lines is small; this is a feature of the evaluation method. 3% of selected lines have been selected from the restrictions on the external additional contacts in the device – no more than 2-5%. Results of fault coverage for this case are presented in table 1. The proposed modification strategy consists of separation of test and functional operations. A conditional vertex is added on each selected vertices in FSM and scan cells are placed on selected lines in circuit for gate level and register transfer level. Such approach allows to obtain 100% controllability on selected bottleneck.

Table 1. Fault coverage for combinational and sequential circuits on the gate level

Circuit	FC before	FC after	Test
ISCAS'85	modification	modification	Test
C432	87,173%	100 %	Determ.
C499	99,763%	100 %	Determ.
C880	93,563%	100 %	Determ.
C3540	97,798%	98,53 %	Random
C6288	99,653%	99,81 %	Random
C20000	72,094%	99,71%	Random
ISCAS'99			
sb01	96,667%	100%	Rand.
sb02	92,308%	100%	Rand.
sb03	98,077%	100%	Rand.
sb04	91,969%	100%	Rand.
ISCAS'89			
s208	99,537%	100%	Rand.
s298	98,750%	100%	Rand.
s344	99,123%	100%	Rand.

The testability index calculation for FSM and application of the strategy of device modification are presented in the Table 2 (index of reachability of graph modification:  $R_{BM}$  – before and  $R_{AM}$  – after). Here the variable with the least index of reachability is the operated variable.

Table 2. Analysis of testability for FSM

FSM	$R_{BM}$	$R_{AM}$	Differ	Increase
Traf_light	0,23306	0,3133	0,08	23,9%
Multiplier	0,44271	0,5508	0,11	25%
CSK_M	0,38360	0,5232	0,14	36,8%
MPA_Ma	0,24702	0,4001	0,16	64,7%
CA_M	0,33346	0,4173	0,08	23,9%

A one additional variable in the graph structure increases quality of faults covering approximately on 15-30%. In the Table 3 the quality of the test for the sample Multiplier is absent because the quality of faults covering before modification is equal 100 %.

Table 3. Faults coverage for FSM

FSM	Q <sub>BM</sub> , %	Q <sub>AM</sub> , %	Increase, %
Traf_light	50,00	62,5	12,5
CSK_M	71,43	85,71	14,28
MPA_M	37,5	75,0	37,5
CA M	62,5	87,5	25

Practical importance and advantages: 1) methods simplicity; no needs to solve system of linear equations for sequential circuits; 2) simple strategy of bottlenecks selection; 3) simplicity and regularity of circuits modification; 4) scan cells could be completely tested independently of other circuit part; 5) possibility to provide high level of circuit testability (minimal or zero number of undetectable lines) before test generation; 6) spending of device analysis on the earliest design stages and increasing of Yield Ratio.

Disadvantages: 1) no absolutely guarantee to obtain 100% fault coverage; 2) increasing of testing time due to using of SP and F modes.

### 6. References

- [1] Harry D. Foster, Adam C. Krolnik, David J. Lacey "Assertion Based Design". Kluwer Academic Publishers. USA. 2003. P. 123.
- [2] Kulak E.N., Kaminska M.O., Hassan Kteiman, Wade Ghribi "Heuristic method of testability analysis for digital system testing by deterministic test" // Padioelectronics and informatics. № 3. Kharkov. 2005. P. 113-119 (in Russian).
- [3] M.O. Kaminska, E.N. Kulak, O.A. Guz, V.V. Yeliseev "Probabilistic testability measure before pseudorandom test generation" // Proc. of the 13<sup>th</sup> International Conference MIXDES 2006. Gdynia, Poland. 22-25 June. P. 591-594.
- [4] IEEE Std 1149.1-2001, IEEE Standard Test Access Port and Boundary-Scan Architecture. New York. 2001. 208p.
- [5] IEEE P1500/D11, Draft Standard Testability Method for Embedded Core-based Integrated Circuits, New York. 2005. 138p.
- [6] System JTAG Supporting eXternal and Embedded Boundary Scan Test (XBST, EBST). A white paper from the SJTAG Core Group. Version 0.4. 2005. 29 p.
- [7] Stroud C.E. A Designer's "Guide to Built-in Self-Test." Kluwer Academic Publishers, 2002. 320 p.

### **AUTHORS INDEX**

Adamov Alexander 122 Afanasiev I. 156 Aghababa Hossein 291 Ahmad Fuad Bader 153 Aleksanyan K. 72 Alhusein Mahmoud 467 Almaid M.K. 317 Al-Qudah Kalid 467 Al-Salaymeh Ahmed 467 Andrienko V.A. 317 Andrushchak Anatolij 179 Angelov George 311 Antonio A. de Alecrim Jr. 272 Antonova Olga 311 Austin Mick 231 Ayupov Andrey 143

Babakov R.M. 153 Babich Anna 278 Bagayev D.V. 247 Barkalov A.A. 153, 167, 171 Belkin Victor 76 Bengtsson Tomas 42 Benso A. 11 Bisikalo O.V. 440 Bodyanskiy Ye. 403 Boichuk Maryna 257 Bombieri Nicola 100 Bosio A. 11 Boule K. 149 Bulatowa Irena 420 Burachok R.A. 464 Burkatovskaya Yu. B. 355 Butorina N.B. 355 Bykova V. 327

Chaitanya Mehandru 252 Chapenko V. 149 Cheglikov Denis 126 Chekmez A.V. 453 Chemeris Alexander 423 Cho J.D. 175 Chumachenko S. 322 Chuvilo Oleg 252

Danielyan Lev 108
Demyanyshyn N. 179
Denisov Yegor 264
Devadze Sergei 241
Dimitrova-Grekow Teodora 420
Dmitrienko V.D. 428
Doroshenko Anatoliy 305
Draganov Valentin 311
Dronyuk I.M. 464
Drozd A. 461
Drozd J. 461
Eles P. 16

El-Khatib A.I. 89 Ellervee Peeter 282 Elyasi Komari Iraj 202 Engel E.A. 450 Eryar A.I. 175, 296 Evgrafov Vyacheslav 267 Evseev V.V. 472 Eyck Jentzsch 41 Fallahi Ali 217
Fedeli Andrea 116
Filaretov V.F. 184
Firuman A.C. 247
Fomina E. 327
Forouzandeh Behjat 291, 456
Foty Daniel 29
Fuchs G. 59
Fummi Franco 100

Gama Márcio 272 Gavryushenko Andiry 255 Ghazanfari Leyla S. 291 Girard P. 47 Gladkikh T.V. 428 Globa L.S. 453 Gorbenko Anatoliy 202 Gorobets O. 257 Grol V. 217 Grzes Tomasz 420 Guz Olesya 226

Haddadi Abbas 456 Hahanov Vladimir 53, 132, 226, 257, 322, 327 Hahanova A. 53 Hahanova I.V. 327 Hakobyan Sergey 108 Hammad Mahmoud 467 Handl T. 59 Hanna Laba 179 Harutunyan G. 68 Hedayatollah Bakhtari 189 Heiber Jan 59

Ivanov Andre 22 Ivanov D.E. 89 Izosimov V. 16

Jerraya Ahmed 23 Jervan Gert 282 Jutman Artur 42

Kajdan Mykola 179 Kamenuka Eugene 278 Kaminska Maryna 226 Karasyov Andrey 126 Karatkevich Andrei 112 Karavay Michail F. 24 Kascheev N. 222 Kashpur Oleg 255 Kasprowicz Dominik 301 Khadrawi A. F. 366 Kharchenko V. 190, 194, 198 Klimov A.V. 436 Klimowicz Adam 420 Klymash M.M. 464 Kołopieńczyk Małgorzata 171 Korobko Olga 344 Kot T.N. 453 Krasovskaya A. 257 Krivoulya Gennady 344 Kulak Élvira 226 Kumar Shashi 42

Ladyzhensky Y.V. 339, 385 Landrault C. 47 Lange E. 149 Leonov S.Yu. 428 Lipchansky Alexey 344 Litvinova E.I. 472 Lobachev M. 461 Lukashenko Olga 122

Majed Omar Al-Dwairi 414 Man K.L. 116 Marchenko A. 143, 156 Margarian Pavlush 140 Matrosova A.Yu. 355 Melnik D. 53 Melnikova Olga 322 Mercaldi Michele 116 Molkov Nikolay P. 348 Moraes Marlon 272 Mosin Sergey 236 Mostovaya Karina 278 Miroshnychenko Yaroslav122 Mytsyk Bohdan 179

Novák Ondřej 206 Nevludov I.Sh. 472

Obrizan Volodymyr 255 Ostanin S. 380 Ostroumov Sergii 194 Ostrovskij Igor 179

Panteleev Victor V. 443
Paolo Prinetto 11
Parfentiy Oleksandr 278
Peng Zebo 16, 42
Petrenko A.I. 239
Picolli Leonardo 272
Plotnikov Pavel V. 332
Plushch Yuri 423
Plyatsek Oleg E. 414
Podkolzin N. 264
Podyablonsky F. 222
Ponomarjova A.V. 472
Pop P. 16
Popoff Y.V. 339
Popov S. 403
Potapova K. 189
Pravadelli Graziano 100
Pravossoudovitch S. 47
Prokhorova Julia 190

Ragozin Dmitry V. 348 Rebhi A. Damseh 361 Reis Ilkka 231 Renovell Michel 482 Reza Kolahi 461 Reznikova Svetlana 423 Riznyk Oleg 335 Romankevych A. 217 Romankevych V. 189 Rousset A. 47 Rozenfeld Vladimir 163 Ruban I.V. 390 Ryabtsev V.G. 317

Saatchyan Armen 252 Safari Saeed 456 Salauyou Valery 420 Salwa Mrayyan 366 Sameh Abu-Dalo 366

Saposhnikov V.V. 287 Saposhnikov VL.V. 287 Samvel Shoukourian 39 Savino A. 11 Schellekens M.P. 116 Shannak Benbella 467 Sharshunov Sergey 76 Shevchenko Ruslan 305 Shipunov Valeriy 255 Shishkin Aleksandr V. 386 Shkil Alexandr 126 Sinelnikov V. 24 Skobelev Volodymyr 82 Skobtsov V.Y. 95 Skobtsov Y.A. 89, 95 Skvortsova Olga Smelyakov K.S. 390 Smelyakova A.S. 390 Smirnov Iouri 163 Sokolov Maxim A. 348 Sorudeykin Kirill 327 Sparks Anthony 231 Speranskiy D. 371, 436 Steininger A. 59 Sudnitson Alexander 241 Syrevitch Yevgeniya 126

Ter-Galstyan Arik 313 Teslenko G.A. 385 Titarenko Larysa, 167, 171 Tsoy Yuri R. 375 Tymochko A.I. 390

Ubar Raimund 42 Umnov Alexey L. 348 Urganskov D.I. 287 Ushakov A.A. 194

Valkovskii Vladimir 335 Vardanian Valery 68, 72 Vargas Fabian 272 Venger O. 156 Virazel A. 47

Wegrzyn A. 407, 477 Wegrzyn M. 477 Wisniewski R. 167

Yakymets Nataliya 198 Yeliseev V. 53 Yarmolik S.V. 212 Yarmolik V.N. 212 Yazik Andrey 264 Yegorov Oleksandr 264 Yeliseev V. 53 Yevtushenko N.V. 397

Zaharchenko Oleg 132 Zalyubovsky V.V. 175, 296 Zangerl F. 59 Zaychenko S. 122, 132 Zdeněk Plíva 206 Zerbino Dmitry 335 Zharikova S.V. 397 Zhereb Konstantin 305 Zhuravlev Alexander 163 Zorian Yervant 22, 39 Zuev A.V. 184