


KHARKOV NATIONAL UNIVERSITY OF RADIOELECTRONICS

Proceedings of IEEE East-West Design & Test Symposium (EWDTS'09)

Copyright © 2009 by The Institute of Electrical and Electronics Engineers, Inc.

SPONSORED BY

IEEE Computer Society Test Technology Technical Council



Moscow, Russia, September 18 – 21, 2009

IEEE EAST-WEST DESIGN AND TEST SYMPOSIUM 2009 ORGANISING COMMITTEE

General Chairs

V. Hahanov – Ukraine
Y. Zorian – USA

General Vice-Chairs

D. Bikov - Russia
R. Ubar – Estonia

Program Chairs

S. Shoukourian – Armenia
D. Speranskiy – Russia

Program Vice-Chairs

M. Renovell – France
Z. Navabi – Iran

Steering Committee

M. Bondarenko – Ukraine
V. Hahanov – Ukraine
R. Ubar – Estonia
Y. Zorian – USA

Publicity Chairs

R. Ubar - Estonia
S. Mosin – Russia

Program Committee

E. Evdokimov – Ukraine
A. Chaterjee – USA
E. Gramatova – Slovakia
S. Hellebrand – Germany
A. Ivanov – Canada
M. Karavay – Russia
V. Kharchenko – Ukraine
K. Kuchukjan – Armenia
A. Matrosova – Russia
V. Melikyan - Armenia

O. Novak – Czech Republic

A. Orailoglu – USA
Z. Peng – Sweden
A. Petrenko – Ukraine
P. Prinetto – Italy
J. Raik – Estonia
A. Romankevich – Ukraine
A. Ryjov – Russia
R. Seinauskas – Lithuania
S. Sharshunov – Russia
A. Singh – USA
J. Skobtsov – Ukraine
A. Stempkovsky – Russia
V. Tverdokhlebov – Russia
V. Vardanian – Armenia
V. Yarmolik – Byelorussia
E. J. Aas – Norway
J. Abraham – USA
M. Adamski – Poland
A. Barkalov – Poland
R. Bazylevych – Ukraine
V. Djigan – Russia
A. Drozd – Ukraine
W. Kuzmicz – Poland

Organizing Committee

S. Chumachenko – Ukraine
N. Kulbakova – Ukraine
V. Obrizan – Ukraine
A. Kamkin – Russia
K. Petrosyanz – Russia
A. Sokolov – Russia
Y. Gubenko – Russia
M. Chupilko – Russia
E. Litvinova – Ukraine
O. Guz – Ukraine
G. Markosyan – Armenia

EWDTS CONTACT INFORMATION

Prof. Vladimir Hahanov
Design Automation Department
Kharkov National University of Radio Electronics,
14 Lenin ave,
Kharkov, 61166, Ukraine.

Tel.: +380 (57)-702-13-26
E-mail: hahanov@kture.kharkov.ua
Web: www.ewdtest.com/conf/

7th IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS 2009)

Moscow, Russia, September 18-21, 2009

The main target of the **IEEE East-West Design & Test Symposium** (EWDTS) is to exchange experiences between scientists and technologies of Eastern and Western Europe, as well as North America and other parts of the world, in the field of design, design automation and test of electronic circuits and systems. The symposium is typically held in countries around the Black Sea, the Baltic Sea and Central Asia region. We cordially invite you to participate and submit your contribution(s) to EWDTS'09 which covers (but is not limited to) the following topics:

- Analog, Mixed-Signal and RF Test
- Analysis and Optimization
- ATPG and High-Level Test
- Built-In Self Test
- Debug and Diagnosis
- Defect/Fault Tolerance and Reliability
- Design for Testability
- Design Verification and Validation
- EDA Tools for Design and Test
- Embedded Software Performance
- Failure Analysis, Defect and Fault
- FPGA Test
- HDL in test and test languages
- High-level Synthesis
- High-Performance Networks and Systems on a Chip
- Low-power Design
- Memory and Processor Test
- Modeling & Fault Simulation
- Network-on-Chip Design & Test
- Modeling and Synthesis of Embedded Systems
- Object-Oriented System Specification and Design
- On-Line Testing
- Power Issues in Design & Test
- Real Time Embedded Systems
- Reliability of Digital Systems
- Scan-Based Techniques
- Self-Repair and Reconfigurable Architectures
- System Level Modeling, Simulation & Test Generation
- System-in-Package and 3D Design & Test
- Using UML for Embedded System Specification
- CAD and EDA Tools, Methods and Algorithms
- Design and Process Engineering
- Logic, Schematic and System Synthesis
- Place and Route
- Thermal, Timing and Electrostatic Analysis of SoCs and Systems on Board
- Wireless and RFID Systems Synthesis
- Digital Satellite Television
- Signal and Information Processing in RF and Communication

The symposium is organized by Kharkov National University of Radio Electronics, in cooperation with Tallinn University of Technology, Institute for System Programming of RAS, and Moscow Institute of Electronics and Mathematics. It is sponsored by the IEEE Computer Society Test Technology Technical Council (TTTC) and financially supported by Cadence, JTAG Technologies, Kaspersky Lab, Synopsys, Mentor Graphics, Tallinn Technical University, Donetsk Institute of Road Transport, Moscow Institute of Electronics and Mathematics, Virage Logic, Echostar, Aldec, Teprocomp, DataArt Lab.



CONTENTS

Simulation-based Verification with APRICOT Framework using High-Level Decision Diagrams Maksim Jenihhin, Jaan Raik, Anton Chepurov, Raimund Ubar	13
Fault-Detection Capability Analysis of a Hardware-Scheduler IP-Core in Electromagnetic Interference Environment J. Tarrillo, L. Bolzani, F. Vargas, E. Gatti, F. Hernandez, L. Fraigi	17
Hardware Reduction in FPGA-Based Compositional Microprogram Control Units Barkalov A.A., Titarenko L.A., Miroshkin A.N.	21
Optimization of Control Units with Code Sharing Alexander A. Barkalov, Larisa A. Titarenko, Alexander S. Lavrik	27
SAT-Based Group Method for Verification of Logical Descriptions with Functional Indeterminacy Liudmila Cheremisinova, Dmitry Novikov	31
MicroTESK: Automation of Test Program Generation for Microprocessors Alexander Kamkin	35
Verification Methodology Based on Algorithmic State Machines and Cycle-Accurate Contract Specifications Sergey Frenkel and Alexander Kamkin	39
Coverage Method for FPGA Fault Logic Blocks by Spares Vladimir Hahanov, Eugenia Litvinova, Wajeb Gharibi, Olesya Guz	43
Testing and Verification of HDL-models for SoC components Vladimir Hahanov, Irina Hahanova, Ngene Christopher Umerah, Tiecoura Yves	48
The Model of Selecting Optimal Test Strategy and Conditions of ICs Testing During Manufacturing Sergey G. Mosin	54
A Technique to Accelerate the Vector Fitting Algorithm for Interconnect Simulation Gourary M.M., Rusakov S.G., Ulyanov S.L., Zharov M.M.	59
Frequency Domain Techniques for Simulation of Oscillators Gourary M.M., Rusakov S.G., Stempkovsky A.L., Ulyanov S.L., Zharov M.M.	63
Distributed RLC Interconnect: Estimation of Cross-coupling Effects H.J. Kadim, L.M. Coulibaly	67
Constrained-Random Verification for Synthesis: Tools and Results D. Bodean, G. Bodean, O. Ghincul	71
Discussion on Supervisory Control by Solving Automata Equation Victor Bushkov, Nina Yevtushenko, Tiziano Villa	77
Generalized Faulty Block Model for Automatic Test Pattern Generation F. Podyablonsky, N. Kascheev	80
Self Calibration Technique of Capacitor's Mismatching For 1.5 Bit Stage Pipeline ADC Vazgen Melikyan, Harutyun Stepanyan	84
Applied Library of Adaptive Lattice Filters for Nonstationary Signal Processing Victor I. Djigan	87
On-chip Measurements of Standard-Cell Propagation Delay S.O. Churayev, B.T. Matkarimov, T.T. Paltashev	93
FPGA FFT Implementation S.O. Churayev, B.T. Matkarimov	96

Reconfiguration and Hardware Agents in Testing and Repair of Distributed Systems G. Moiş, I.Ştefan, Sz. Enyedi, L. Miclea	99
Symmetrization in Digital Circuit Optimization Natalia Eliseeva, Jie-Hong R. Jiang, Natalia Kushik, Nina Yevtushenko	103
Embedded Processor Power Reduction via Power aware Custom Instruction Selection Hoda Ahmadinejad, Saeed Safari, and Hamid Noori	107
Level Quantization Effects in Digital Signal Processing by Discrete Fourier Transform Method Gamlet S. Khanyan	111
A New Paradigm in Design of IIR Digital Filters Vladislav A. Lesnikov, Alexander V. Chastikov, Tatiana V. Naumovich, Sergey V. Armishev	115
Evolutionary Approach to Test Generation of Sequential Digital Circuits with Multiple Observation Time Strategy Yu. A. Skobtsov, V. Yu. Skobtsov	119
SMT-based Test Program Generation for Cache-memory Testing Evgeni Kornikhin	124
Critical Path Test Generation in Asynchronous QDI Circuits Fahime Khoramnejad, Hossein Pedram	128
Model-driven & Component-based Development Method of Multi-core Parallel Simulation Models Nianle Su, Wenguang Yu, Hongtao Hou, Qun Li and Weiping Wang	135
Minimizing of Number of Discrete Device's Controllable Points Dmitriy Speranskiy, Ekaterina Ukolova	142
VHPI-compatible Simulation and Test Generation System Dmitriy Speranskiy, Ivan Ukolov	147
Fault Tolerant HASH function with Single Element Correction and Minimum Delay Overhead Costas A. Argyrides, Carlos A. Lisboa, Dhiraj K. Pradhan, Luigi Carro	151
Analysis of the Control Vector Optimal Structure for a Minimal-Time Circuit Optimization Process A.M. Zemliak, M.A. Torres, T.M. Markina	156
Parallel Simulation of Boolean Functions by Means of GPU Włodzimierz Bielecki, Alexander Chemeris, Svetlana Reznikova	162
Two-Criterial DSSS Synchronization Method Efficiency Research Kharchenko H.V., Tklich I.O., Vdovychenko Y.I.	165
An Efficient March Test for Detection of All Two-Operation Dynamic Faults from Subclass S_{av} Gurgen Harutyunyan, Hamazasp Avetisyan, Valery Vardanian, Y. Zorian	175
Large and Very Large-scale Placement Bazylevych R.P., Bazylevych L.V., Shcherb'yuk I.F.	179
An Educative Brain-Computer Interface Kirill Sorudeykin	183
Time-Hardware Resource: A Criterion of Efficiency of Digital Signal Search and Detection Devices Alexander Fridman	187
A New Principle of Dynamic Range Expansion by Analog-to-Digital Converting Elina A. Biberdorf, Stanislav S. Gritsutenko, Konstantin A. Firsanov	193
FREP: A Soft Error Resilient Pipelined RISC Architecture Viney Kumar, Rahul Raj Choudhary, Virendra Singh	196

System Remote Control of the Robotized Complex - Pegas Dmitry Bagayev, Evsyakov Artem	200
Use of Predicate Categories for Modelling of Operation of the Semantic Analyzer of the Linguistic Processor Nina Khairova, Natalia Sharonova	204
Methodological Aspects of Mathematical Modelling of Processes in a Corporate Ecological System Kozulia T.V., Sharonova N.V.	208
Getting Optimal Load Distribution Using Transport-Problem-Based Algorithm Yuri Ladyzhensky, Viatcheslav Kourkchi	212
Dialogue-based Optimizing Parallelizing Tool and C2HDL Converter Steinberg B., Abramov A., Alymova E., Baglij A., Guda S., Demin S., Dubrov D., Ivchenko A., Kravchenko E., Makoshenko D., Molotnikov Z., Morilev R., Nis Z., Petrenko V., Povazhniy A., Poluyan S., Skiba I., Suhoverkhov S., Shapovalov V., Steinberg O., Steinberg R.	216
The System for Automated Program Testing Steinberg B., Alimova E., Baglij A., Morilev R., Nis Z., Petrenko V., Steinberg R.	218
Development of the University Computing Network for Integrated Circuit Design Atkin E., Volkov Yu., Garmash A., Klyuev A., Semenov D., Shumikhin V.	221
Increase in Reliability of On-Line Testing Methods Using Natural Time Redundancy Drozd A., Antoshchuk S., Martinuk A., Drozd J.	223
An Algorithm of Carrier Recovery for Modem with M-ary Alphabets APK-Signals without PLL Victor V. Panteleev	230
At Most Attainable of Lengths a Symmetrical Digital Subscriber Line on xDSL-technologies: Engineering-Maintenance Methods of the Calculation Victor V. Panteleev, Nikolay I. Tarasov	234
New Approach to ADC Design Stanislav S. Gritsutenko	240
Simulation of Radiation Effects in SOI CMOS Circuits with BSIMSOI-RAD Macromodel K.O. Petrosjanc, I.A. Kharitonov, E.V. Orekhov, L.M. Sambursky, A.P. Yatmanov	243
Thermal Design System for Chip- and Board-level Electronic Components K.O. Petrosjanc, I.A. Kharitonov, N.I. Ryabov, P.A. Kozyanko	247
TCAD Modeling of Total Dose and Single Event Upsets in SOI CMOS MOSFETs K.O. Petrosjanc, I.A. Kharitonov, E.V. Orekhov, A.P. Yatmanov	251
Reduction in the number of PAL Macrocells for Moore FSM implemented with CPLD A. Barkalov, L. Titarenko, S. Chmielewski	255
Schematic Protection Method from Influence of Total Ionization Dose Effects on Threshold Voltage of MOS Transistors Vazgen Melikyan, Aristakes Hovsepyan, Tigran Harutyunyan	260
5V Tolerant Power clamps for Mixed-Voltage IC's in 65nm 2.5V Salicided CMOS Technology Vazgen Melikyan, Karen Sahakyan, Armen Nazaryan	263
Analysis and Optimization of Task Scheduling Algorithms for Computational Grids Morev N. V.	267
A Low Power and Cost Oriented Synthesis of the Common Model of Finite State Machine Adam Klimowicz, Tomasz Grzes, Valeri Soloviev	270

Comparison of Survivability & Fault Tolerance of Different MIP Standards Ayesha Zaman, M.L. Palash, Tanvir Atahary, Shahida Rafique	275
Hardware Description Language Based on Message Passing and Implicit Pipelining Dmitri Boulytchev, Oleg Medvedev	279
V-Transform: An Enhanced Polynomial Coefficient Based DC Test for Non-Linear Analog Circuits Suraj Sindia, Virendra Singh, Vishwani Agrawal	283
GA-Based Test Generation for Digitally-Assisted Adaptive Equalizers in High-Speed Serial Links Mohamed Abbas, Kwang-Ting (Tim) Cheng, Yasuo Furukawa, Satoshi Komatsu, Kunihiro Asada	287
Between Standard Cells and Transistors: Layout Templates for Regular Fabrics Mikhail Talalay, Konstantin Trushin, Oleg Venger	293
On-Chip Optical Interconnect: Analytical Modelling for Testing Interconnect Performance H J Kadim	300
The Problem of Trojan Inclusions in Software and Hardware Alexander Adamov, Alexander Saprykin	304
Design methods for modulo $2n+1$ multiply-add units C. Efstathiou, I. Voyiatzis, M. Prentakis	307
Geometrical Modeling and Discretization of Complex Solids on the Basis of R-functions Gomenyuk S.I., Choporov S.V., Lisnyak A.O.	313
Selective Hardening: an Enabler for Nanoelectronics Ilia Polian and John P. Hayes	316
Parameterized IP Infrastructures for Fault-Tolerant FPGA-Based Systems: Development, Assessment, Case-Study Kulanov Vitaliy, Kharchenko Vyacheslav, Perepelitsyn Artem	322
Generating Test Patterns for Sequential Circuits Using Random Patterns by PLI Functions M. H. Haghbayan, A. Yazdanpanah, S. Karamati, R. Saeedi, Z. Navabi	326
A New Online BIST Method for NoC Interconnects Elnaz Koopahi, Zainalabedin Navabi	332
Low Cost Error Tolerant Motion Estimation for H.264/AVC Standard M. H. Sargolzaie, M. Semsarzadeh, M. R. Hashemi, Z. Navabi	335
Method of Diagnosing FPGA with Use of Geometrical Images Epifanov A.S.	340
Performance Analysis of Asynchronous MIN with Variable Packets Length and Arbitrary Number of Hot-Spots Vyacheslav Evgrafov	344
System in Package. Diagnosis and Embedded Repair Vladimir Hahanov, Aleksey Sushanov, Yulia Stepanova, Alexander Gorobets	348
Technology for Faulty Blocks Coverage by Spares Hahanov Vladimir, Chumachenko Svetlana, Litvinova Eugenia, Zakharchenko Oleg, Kulbakova Natalka	353
The Unicast Feedback Models for Real-Time Control Protocol Babich A.V., Murad Ali Abbas	360
Algebra-Logical Repair Method for FPGA Logic Blocks Vladimir Hahanov, Sergey Galagan, Vitaliy Olchovoy, Aleksey Priymak	364

The Method of Fault Backtracing for HDL - Model Errors Searching Yevgeniya Syrevitch, Andrey Karasyov, Dariya Kucherenko	369
Handling Control Signals for the Scan Technology Olga Lukashenko, Dmitry Melnik, Vladimir Obrizan	373
Robust Audio Watermarking for Identification and Monitoring of Radiotelephone Transmissions in the Maritime Communication Vitaliy M. Koshevyy, Aleksandr V. Shishkin	377
An Interconnect BIST for Crosstalk Faults based on a Ring LFSR Tomasz Garbolino, Krzysztof Gucwa, Andrzej Hławiczka, Michał Kopeć	381
Generation of Minimal Leakage Input Vectors with Constrained NBTI Degradation Pramod Subramanyan, Ram Rakesh Jangir, Jaynarayan Tudu, Erik Larsson, Virendra Singh	385
Very Large-Scale Intractable Combinatorial Design Automation Problems – Clustering Approach for High Quality Solutions Roman Bazylevych and Lubov Bazylevych	389
Flexible and Topological Routing Roman Bazylevych and Lubov Bazylevych	390
An Algorithm for Testing Run-Length Constrained Channel Sequences Oleg Kurmaev	391
Constructing Test Sequences for Hardware Designs with Parallel Starting Operations Using Implicit FSM Models Mikhail Chupilko	393
Redundant Multi-Level One-Hot Residue Number System Based Error Correction Codes Somayyeh Jafarali Jassbi, Mehdi Hosseinzade, Keivan Navi	397
Parallel Fault Simulation Using Verilog PLI Mohammad Saeed Jahangiry, Sara Karamati, Zainalabedin Navabi	401
IEEE 1500 Compliant Test Wrapper Generation Tool for VHDL Models Sergey Mikhtonyuk, Maksim Davydov, Roman Hwang, Dmitry Shcherbin	406
Early Detection of Potentially Non-synchronized CDC Paths Using Structural Analysis Technique Dmitry Melnik, Olga Lukashenko, Sergey Zaychenko	411
An Editor for Assisted Translation of Italian Sign Language Nadereh Hatami, Paolo Prinetto, Gabriele Tiotto	415
Architecture Design and Technical Methodology for Bus Testing M.H. Haghbayan, Z. Navabi	419
Assertion Based Verification in TLM AmirAli Ghofrani, Fatemeh Javaheri, Zainalabedin Navabi	424
Flash-memories in Space Applications: Trends and Challenges Maurizio Caramia, Stefano Di Carlo, Michele Fabiano, Paolo Prinetto	429
Design Experience with TLM-2.0 Standard: A Case Study of the IP Lookup LC-trie Application of Network Processor Masoomeh Hashemi, Mahshid Sedghi, Morteza Analoui, Zainalabedin Navabi	433
Test Strategy in OSCI TLM-2.0 Mina Zolfy, Masoomeh Hashemi, Mahshid Sedghi, Zainalabedin Navabi and Ziaeddin Daeikozekanani	438
Synthesizing TLM-2.0 Communication Interfaces Nadereh Hatami, Paolo Prinetto	442

Advanced Topics of FSM Design Using FPGA Educational Boards and Web-Based Tools Alexander Sudnitson, Dmitri Mihhailov, and Margus Kruus	446
A Mixed HDL/PLI Test Package Nastaran Nemati, Majid Namaki-Shoushtari, Zainalabedin Navabi	450
Testing Methodologies on Communication Networks Nadereh Hatami, Paolo Prinetto, Gabriele Tiotto, Paola Elia	456
A Novel High Speed Residue to Binary Converter Design Based on the Three-Moduli Set $\{2n, 2n+1+1, 2n+1-1\}$ Muhammad Mehdi Lotfinejad, Mohammad Mosleh and Hamid Noori	460
Performance Evaluation of SAT-Based ATPG on Multi-Core Architectures Alejandro Czutro, Bernd Becker, Ilija Poljan	463
Intelligent Testbench Automation and Requirements Tracking Ivan Selivanov, Alexey Rabovoluk	471
Iterative Sectioning of High Dimensional Banded Matrices Dmytro Fedasyuk, Pavlo Serdyuk, Yuriy Semchyshyn	476
Estimating Time Characteristics of Parallel Applications in Technology of Orders Based Transparent Parallelizing Vitalij Pavlenko, Viktor Burdeinyi	480
Phase Pictures Properties of Technical Diagnostics Complex Objects Tverdokhlebov V.A.	483
Information Technology of Images Compression in Infocommunication Systems Alexander Yudin, Natalie Gulak, Natalie Korolyova	486
Technology of Cascade Structural Decoding Leonid Soroka, Vladimir Barannik, Anna Hahanova	490
Technology of the Data Processing on the Basis of Adaptive Spectral- Frequency Transformation of Multiadical Presentation of Images Vladimir Barannik, Sergey Sidchenko, Dmitry Vasiliev	495
Compression Apertures Method - Color Different Images Konstantin Vasyuta, Dmitry Kalashnik, Stanislav Nikitchenko	499
Isotopic Levels Architectural Presentation of Images Relief Vladimir Barannik, Alexander Slobodyanyuk	502
Method and Mean of Computer's Memory Reliable Work Monitoring Utkina T.Yu., Ryabtsev V.G.	505
Extended Complete Switch as Ideal System Network Mikhail F. Karavay and Victor S. Podlazov	513
Image Compression: Comparative Analysis of Basic Algorithms Yevgeniya Sulema, Samira Ebrahimi Kahou	517
Networked VLSI and MEMS Designer for GRID Petrenko A.I.	521
Path Delay Fault Classification Based on ENF Analysis Matrosova A., Nikolaeva E.	526
COMPAS – Advanced Test Compressor Jiří Jeníček, Ondřej Novák	532
INVITED TALKS	538
AUTHORS INDEX	545

System in Package. Diagnosis and Embedded Repair

Vladimir Hahanov, Aleksey Sushanov, Yulia Stepanova, Alexander Gorobets
Computer Engineering Faculty, Kharkov National University of Radioelectronics, Lenin
Ave. 14, Kharkov, Ukraine, 61166, phone: (057) 70-21-421, (057) 70-21-326
E-mail: hahanov@kture.kharkov.ua; kiu@kture.kharkov.ua

Abstract

Problems of System in Package (SiP), as new constructive generation, modules testing are considered. The method of digital system diagnosis based on the disjunctive normal form, which is represented by fault coverage matrix of test sequences are proposed. The method is focused on embedded service functionality, presented as F-IP modules. Methods for embedded functionality repair are adapted.

1. Problems of embedded SiP components testing

New Technology System in Package actively gaining market of microelectronics. This technology provides a more complete functional and small board size. Such system in the package contains 2 or more crystals, which are combined with passive components, filters and other components.

As a rule, highly derived product used in a specific device for solving pre-defined tasks. Using SiP has significant advantages over other technologies, such as: increasing the productivity of digital systems, miniaturization of the volume, product weight reducing, reducing delay of signals propagation, power and cost of confirmed device.

But, like any other technology, the development of SiP has negative characteristics, among which are: the hardware complexity of digital systems in a package, which has had billions of valves and hundreds of millions of transistors on a single crystal, the high cost of design, low output suitable products SiP, the technological complexity of recovery, the limited market-design problem of heat from hot components are added to the problem and the developers of devices, such as: testing of wafers, substrates, functional modules. problems of silicon crystals joining in the digital electronic system, mechanical protection of internally silicon crystals, assembly, heat dissipation have not been decided (Fig.1).

By the above-mentioned problems of testing, test of logic should be added.

The memory diagnosis and repair problem is related to the tendency to continuous reduction of chip area, which is allocated to original and standardize logic, and simultaneous growth of embedded memory. Figure shows increasing of the memory specific weight on a chip, which will reach 94% by 2014 year. It will provide not only fast response of carrying out

of functions, but also flexibility that is appropriate to software in relation to design error correction [1].




Figure1. The main problem of SiP technology using

To ensure quality and reliability of infrastructure, it is necessary to create service modules I-IP, which includes the technology of testing, diagnosis, and SiP modules recovery in real time.

The research purpose: improvement of digital system quality through the methods development of service for integrated diagnostics and repair IP-modules functionality based on surplus land.

Tasks to solve are: Adaptation of algebra-logical method for embedded diagnosis, based on coverage matrix using; adaptation of vector-logical method for memory repair; working out of digital crystal logic blocks matrix model in the form of functional cells, containing malfunctions; working out of a method for faulty logic blocks of digital system covering by repair cells using matrix rows and columns detour; the practical results of research.

2. Algebra-logical method of defects diagnosis

The structure of service I-IP modules for defects diagnosing in the functional blocks F-IP is presented in figure 2.

The general role is assigned to the boundary scan technology that is implemented into a chip now has to simplify solution of practically all problems of SoC and SiP Functional Intellectual Property Infrastructure [2].

The access controller to internal lines and boundary scan register ports uses a cell or the register stage. In aggregate the number of such cells providing in this case monitoring, should be equal to quantity of observable lines problem of the project which are necessary for an exact diagnosis.




Figure 2. Model of F-IP diagnosing process

IEEE 1500 Wrapper is a multiprobe intended for an establishment of the exact diagnosis. Scoreboard analysis results of diagnosis for subsequent SoC and SiP components repair.

The Analyser module analyzes output reactions of model (Memory Model) and the real device (Memory Block) to the input test vectors arriving from the tests generator. Discrepancy of reactions forms individual co-ordinates of a vector experimental check $V(T) = (V_1, V_2, \dots, V_i, \dots, V_n)$ for each input pattern (VEC). IEEE 1500 Wrapper is a multiprobe intended for an establishment of the exact diagnosis. Scoreboard analysis results of diagnosis for subsequent SoC and SiP components repair.

Coordinate value of the vector V is result of XOR operation execution at generalized model and real output responses.

Solution of the diagnosis problem can be obtained by means of the Boolean algebra and the fault detection table (FDT) M that is the Cartesian product of test T on a set of given faults A in the aggregate with the vector of experimental check, where solving of the covering problem gives maximal exact result in the form of BTA and every term is possible variant of faults existence in a device.

The diagnosis model is represented by the components:

$$A = \langle T, F, M, V \rangle,$$

$$T = (T_1, T_2, \dots, T_i, \dots, T_n); F = (F_1, F_2, \dots, F_j, \dots, F_m);$$

$$M = [M_{ij}], i = \overline{1, n}; j = \overline{1, m}; V = (V_1, V_2, \dots, V_i, \dots, V_n);$$

$$V_i = R(T_i) \oplus R^*(T_i); \{V_i, T_i, M_{ij}, F_j\} \in \{0, 1\}.$$

The diagnosing problem decision is reduced to the analysis of the fault table, received as a result of faults modeling, by the subsequent logic product of disjunctions (COF) recording:

$$F = \bigwedge_{\forall V_i=1} \left(\bigvee_{j=\overline{1, m}} F_j \right).$$

The conjunctive normal form (CNF), received of FT, is transformed to a disjunctive normal form

(DNF) by means of equivalent transformations (logic multiplication, minimization and absorption)[3]:

$$F = \bigwedge_{\forall V_i=1} \left(\bigvee_{j=\overline{1, m}} F_j \right) = \left[\begin{matrix} a \\ a \vee b = b \\ a \vee a = a \end{matrix} \right] = \bigvee_{i=1}^{2^m} \left(\bigwedge_{j=1}^m k_j F_j \right), k_j = \{0, 1\}.$$

The last feature forms the diagnosis of some defects combination subset that need to be clarified further through the use of additional sensing points of the Interior through the boundary scan register.

It also has been adapted vector-logical method for the F-IP diagnosis, the advantage of which is the technological analysis of FT.

Computational complexity of this method is multiplicative dependence on the number of defects and test capacity: $Q = n \times m$. The method should be used with FT, which contain a lot of coordinates with value «1», when algebra-logical method has high Quine estimation value.

3. Example of diagnosis algebra-logical method

Algebra-logical method can be formally considered by an example of the following fault detection table M_1 and it can be represented by five algorithm items:

$$M_1 = \begin{array}{c|cccccc|c} T_i \backslash F_j & F_1 & F_2 & F_3 & F_4 & F_5 & F_6 & V \\ \hline T_1 & 1 & & & 1 & & & 1 \\ T_2 & & 1 & & & 1 & & 1 \\ T_3 & & & 1 & 1 & & 1 & 1 \\ T_4 & 1 & & 1 & & & & 1 \\ T_5 & & 1 & & & 1 & 1 & 0 \end{array}$$

1. Detection of all rows, which correspond to zero of the experimental validation vector for nulling of all 1-coordinates of found rows. In this case it is the row T_5 .

2. Detection of all columns, which have zero values of rows, coordinates with zero state of the vector V . Nulling of unit values of found columns. In this case it is: F_2, F_5, F_6 .

3. Removal the rows and the columns, which have only zero coordinate values (found in items 1 and 2), from the fault detection table.

$$M_1 = \begin{array}{c|cccc|c} T_i \backslash F_j & F_1 & F_2 & F_3 & F_4 & F_5 & F_6 & V \\ \hline T_1 & 1 & & & 1 & & & 1 \\ T_2 & & 0 & & 0 & & & 1 \\ T_3 & & & 1 & 1 & & 0 & 1 \\ T_4 & 1 & & 1 & & & & 1 \\ T_5 & & 0 & & & 0 & 0 & 0 \end{array} = \begin{array}{c|cccc|c} T_i \backslash F_j & F_1 & F_3 & F_4 & V \\ \hline T_1 & 1 & & 1 & 1 \\ T_3 & & 1 & 1 & 1 \\ T_4 & 1 & 1 & & 1 \end{array}$$

4. Making CNF by unit values of VEC:

$$\begin{aligned} F &= (F_1 \vee F_4) \wedge (F_3 \vee F_4) \wedge (F_1 \vee F_3) = \\ &= (F_1 F_3 \vee F_3 F_4 \vee F_1 F_4 \vee F_4 F_4) \wedge (F_1 \vee F_3) = \\ &= F_1 F_1 F_3 \vee F_1 F_3 F_4 \vee F_1 F_1 F_4 \vee F_1 F_4 F_4 \vee F_1 F_3 F_3 \vee \\ &\vee F_3 F_3 F_4 \vee F_1 F_3 F_4 \vee F_3 F_4 F_4 = F_1 F_3 \vee F_1 F_3 F_4 \vee \\ &\vee F_1 F_4 \vee F_3 F_4 \vee F_1 F_3 F_4 \vee F_3 F_4 = F_1 F_3 \vee F_1 F_4 \vee F_3 F_4. \end{aligned}$$

5. Transformation CNF to DNF with subsequent minimization of the function. It brings to gaining of sought-for result in the fault combination form:

$$F = F_1 F_3 \vee F_1 F_4 \vee F_3 F_4.$$

4. Software implementation of the fault detection method

The software «Defect Analyzer» is intended for simulation of digital systems testing and diagnosis by using the fault detection table.

The algebra-logical diagnosis method for circuit structure, consecutive and parallel methods of test point choice, where the interactive probing is carried out, are realized in the application. As input data the covering table is used; it is made in the progress of circuit testing (fig. 3).




Figure 3. Interfaces of diagnosis system

To simplify the original table cover, the program can use the information on the zero elements of the test sets and the signal values at the circuit structure outputs for each test set, as well as pre preliminary CNF simplification.

After performance of necessary transformations the program gives out following data: status of the faults table at each stage of sounding in control points; value of the defects combination at each stage of sounding in control points; quantity of necessary stages of sounding for result reception at use of consecutive and parallel choice of control points.

The volume of data which are processed by the program is limited by quantity of terms of no simplified DNF.

$$N = \prod_{i=1, n}^{i=\overline{1, n}} (N_i)_{\forall i (V_i=1)}$$

where N_i – quantity of elements «1» in test pattern.

The basic time expenses of the program fall to transformation of CNF to DNF and its simplification. Computing complexity of transformations depends on data of experiment and is calculated under the formula:

$$k = \prod_{i=1}^n ((N_i!)) + \frac{n!}{2(n-2)!} nm,$$

N - maximum quantity of PDNF;

Q - computing complexity of transformation of CNF to DNF and its simplifications;

n - quantity of test sets;

m - quantity of the elements participating in experiment;

N_i - quantity of individual elements in the test set number i .

5. Method of logic blocks matrix detour for defective FPGA components covering by repair cells

Topology of crystal is represented by a matrix of cells $M = |M_{ij}|$, $i = \overline{1, p}$; $j = \overline{1, q}$, scaled on horizontal and vertical integers figures ($p \times q$) [4-6]. Each cell M_{ij} has n^2 logic blocks. The matrix has any number of defects equal k ; in each cell can be no more than n^2 logic blocks.

Example of a matrix of cells with defects are presented in Fig. 4, where the dimension of the cell n is 3, and the dimension of the matrix at the scale of the number of cells in rows and columns is equal to 5.




Figure 4. The matrix of blocks in the FPGA-scale cell

The method of circumventing a matrix of logical blocks for FPGA components repair, leading to quasioptimal cover all the defective blocks by minimal number of repair cells, represented by the following paragraphs:

1. Definition of all defective blocks co-ordinates of matrix M that define crystal topology;

2. Construction of binary matrixes, that cover defective blocks by detour of cells on rows and columns:

$$M_r = \left| M_{ij}^r \right|, i = \overline{1, p/n}; j = \overline{1, q};$$

$$M_c = \left| M_{ij}^c \right|, i = \overline{1, p}; j = \overline{1, q/n}.$$

Here, every n coordinate rows (columns) are replaced by one with the value in it, determined $f^r(f^c)$ by OR function from n coordinates.

$$M_{ij}^c = f^r(f^c) = \begin{cases} 0 \leftarrow (000); \\ 1 \leftarrow (1XX) \vee (X1X) \vee (XX1), X = \{0,1\}. \end{cases}$$

For example:

$$M = \left| M_{ij} \right| = \begin{bmatrix} 0 & 0 & 0 & 0 & 1 & 1 \\ 0 & 0 & 0 & 0 & 0 & 1 \\ 0 & 1 & 1 & 0 & 1 & 0 \\ 1 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 1 & 0 & 1 & 0 & 1 \end{bmatrix} \xrightarrow{f^r} M_r = \left| M_{ij}^r \right| = \begin{bmatrix} 0 & 1 & 1 & 0 & 1 & 1 \\ 1 & 1 & 0 & 1 & 1 & 1 \end{bmatrix}$$

Here each column is compressed in the two coordinates on the rules of logical operator Or, since the cell parameter n , hereafter, is 3. Similarly, the procedure for obtaining a matrix of columns gives the result of bypass:

$$\left| M_{ij} \right| = \begin{bmatrix} 0 & 0 & 0 & 0 & 1 & 1 \\ 0 & 0 & 0 & 0 & 0 & 1 \\ 0 & 1 & 1 & 0 & 1 & 0 \\ 1 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 1 & 0 & 1 & 0 & 1 \end{bmatrix} \xrightarrow{f^c} \left| M_{ij}^c \right| = \begin{bmatrix} 0 & 1 \\ 0 & 1 \\ 1 & 1 \\ 1 & 1 \\ 0 & 1 \\ 1 & 1 \end{bmatrix}$$

3. Criteria definition of defective blocks covering quality;

4. Detour of matrix cells on rows (columns);

5. Definition of covering quality of the received decision variant:

$$Q_{cr} = \frac{1}{N} \sum_{i=1}^n F_i$$

6. Covering of defective blocks by reserve cells;

6. Strategies for criteria calculating

Method 1. Quality cover defective units are calculated by using the binary matrix based on counting the number of single coordinates given by the actual skeleton unit matrix. Criterion progressive coverage of defective blocks presented the following expression:

$$Q_r = \sum_{i=1}^{p/n} \left[\frac{1}{H_i^r - L_i^r + 1} \sum_{j=1}^q M_{ij}^r \right]$$

$H_i^r(L_i^r)$ - maximum (minimum) index of row j , behind which there are no co-ordinates with value "1".

$H_i^r - L_i^r + 1$ - range of variation in the row of the matrix M , which gives the sum of individual coordinates of the row.

Further, given the assessment of all lines are added as a criterion for the effectiveness of line-by-line defective blocks coverage.

Similarly, the criterion is computed by column:

$$Q_c = \sum_{j=1}^{q/n} \left[\frac{1}{H_j^c - L_j^c + 1} \sum_{i=1}^p M_{ij}^c \right]$$

Step 1. The counter of zero co-ordinates and the counter of repair cells number nulling: $j=0, Q=0$.

Step2. Consecutive scanning of vector

$j = j+1 \leftarrow M_{ij}^r = 0$ cells to first cell with «1» value

$M_{ij}^r = 1 \rightarrow (Q = Q+1, j = j+n-1)$. It is necessary to increase number of repair cells Q on 1;

Step3. If the condition $j \geq q$ is true - end of row processing, otherwise – transition to step 2.

The described procedure is applied to all rows of the modified matrix $\left| M_{ij}^r \right| \left(\left| M_{ij}^c \right| \right)$ and as a result counter Q contains the minimum number of repair cells to cover all defective blocks.

Similarly, the strategy is executed bypass cell matrix by column.

Method 2. The following method of criteria calculation allows defining more precisely a detour direction of the modified matrix by reserve cells with the minimum expenses. The proposed method has a higher value of computational complexity as compared to the previous one.

The proposed method is based on the idea that the interval between the next cells of the modified matrix longer, the more repair cells must be used to cover all faults.

Step 1. The counter of zero co-ordinates, the counter of repair cells number nulling: $j=0, Q=0$, parameter $K=0$ and criteria value for the current column.

Step 2. Consecutive scanning of vector

$j = j+1 \leftarrow M_{ij}^r = 0$ cells to first cell with «1» value

$M_{ij}^r = 1 \rightarrow (Q = Q+1, j = j+n-1)$.

Step 3. Consecutive detour of cells on a column (row). If expression $M_{ij}^c = 0$ is true – $K=K+1$, otherwise $Q=Q+K$.

Step 4. If the condition $j \geq q$ is true - end of row processing, otherwise – transition to step 3.

The described procedure is applied to all rows of the modified matrix $\left| M_{ij}^r \right| \left(\left| M_{ij}^c \right| \right)$. Similarly, the strategy is executed detour cell matrix by columns.

The decision which is characterized by the least value of criterion is preferable.

The described procedure is applied to all rows of the modified matrix and as a result counter Q contains the minimum number of repair cells to cover all defective blocks. Similarly, the strategy is executed bypass cell matrix by columns.

7. Software implementation for FPGA components repair

Software «aGalls» destination is modeling for FPGA functionality repair using method of logic blocks matrix detour for defective components covering by repair cells

As initial data in the program are: the primary matrix, which define position of defective FPGA components; dimension of one covering cell; quantity of horizontal cells dimension n^2 ; quantity of vertical cells dimension n^2 (Fig. 5);

Also, you can fill in a matrix of random values, which may be useful to determine the effectiveness of the use of quality criteria covering a large number of tests.




Figure 5. Program interface

The next phase of software allows to build modified matrix to detour the rows and columns, calculates the values of quality criteria cover both the proposed methods, and on the basis of the data suggests the direction of matrix detour for each method (Fig. 6).




Figure 6. Quality criteria covering calculation

In the third stage software displays the contents of the modified matrix after logic blocks detour on rows and columns. Then it calculates real necessary quantity of repair cells for detour in both directions.

It allows to look at possible variants of problem decision for working capacity FPGA restoration by logic blocks detour and estimate the quality criteria.

Criteria reliability of covering has been estimated after carrying out of 200 experiments with a matrix by dimension 24×24 ; cells 3×3 . The number of defective cells was accidental. When using the criteria based on the calculation of the length of vector with «1», the best solution was identified in 69% of experiments, as in case calculation of quality criteria based on the assessment cover the distance between next cells - in 75% of cases.

8. Conclusion

Suggested methods of diagnosis: algebra-logical and vector-logical offers in the design and testing of digital systems in the crystals mathematical apparatus, which is capable to carry out the diagnosis of defective components, if there exist a pre-built faults table.

The method of logic blocks matrix detour is intended for restoration of components FPGA working capacity by decision reception in a kind quasi-optimal covering of all defective blocks by the minimum number of repair cells. Choice one of two strategies for rows and columns detour of logic blocks matrix on the basis of structurization criteria is offered.

Scientific novelty. A new matrix method for the diagnosis of defects in digital system, which is characterized by normal disjunctive form and faults table, which makes it possible to obtain a complete and minimal combinations of multiple faults.

Practical significance - attractiveness of the proposed method for the market of electronic technology, which allows to determine the minimum number of repair cells for recovery of digital products, incorporated in the crystal of SoC / SiP.

9. References

- [1] Zorian Yervant, Gizopoulos Dmytris Gest editors' introduction: Design for Yield and reliability // *IEEE Design & Test of Computers*. May-June 2004.P. 177-182.
- [2] IEEE 1500 Web Site.
<http://grouper.ieee.org/groups/1500/>.
- [3] Rossen K. *Discrete Mathematics and its Applications*, McGraw Hill, 2003. 824p.
- [4] Hahanov V., Hahanova A., Chumachenko S., Galagan S. Diagnosis and repair method of SoC memory // *WSEAS transactions on circuits and systems*.— Vol.7.— 2008.— P. 698-707.
- [5] Hahanov V., Obrizan V., Litvinova E., Ka Lok Man. Algebra-logical diagnosis model for SoC F-IP // *WSEAS transactions on circuits and systems*.— Vol. 7.— 2008.— P. 708-717.
- [6] Algebro-Logical Embedded Memory Repair Method / V.I. Hahanov // *Automation Control Systems and Devices*. 2008. № 140.

Camera-ready was prepared in Kharkov National University of Radio Electronics
by Dr. Svetlana Chumachenko
Lenin ave, 14, KNURE, Kharkov, 61166, Ukraine

Approved for publication: 31.08.2009. Format 60×84¹/₈.
Relative printer's sheets: . Circulation: 150 copies.
Published by SPD FL Stepanov V.V.
Ukraine, 61168, Kharkov, Ak. Pavlova st., 311

Матеріали симпозиуму «Схід-Захід Проектування та Діагностування – 2009»
Макет підготовлено у Харківському національному університеті радіоелектроніки
Редактори: Володимир Хаханов, Світлана Чумаченко
Пр. Леніна, 14, ХНУРЕ, Харків, 61166, Україна

Підписано до публікації: 31.08.2009. Формат 60×84¹/₈.
Умов. друк. арк. . Тираж: 150 прим.
Видано: СПД ФЛ Степанов В.В.
Вул. Ак. Павлова, 311, Харків, 61168, Україна