

KHARKOV NATIONAL UNIVERSITY OF RADIOELECTRONICS

Proceedings of IEEE East-West Design & Test Symposium (EWDTS'2012)

Copyright © 2012 by the Institute of Electrical and Electronics Engineers, Inc.



Technically Co-Sponsored by



Kharkov, Ukraine, September 14 – 17, 2012

IEEE EAST-WEST DESIGN AND TEST SYMPOSIUM 2012 COMMITTEE

General Chairs

V. Hahanov – Ukraine
Y. Zorian – USA

General Vice-Chairs

R. Ubar - Estonia
P. Prinetto - Italy

Program Chairs

S. Shoukourian – Armenia
D. Speranskiy – Russia

Program Vice-Chairs

Z. Navabi – Iran
M. Renovell – France

Publicity Chair's

G. Markosyan - Armenia
S. Mosin - Russia

Public Relation Chair

V. Djigan - Russia

Program Committee

E. J. Aas - Norway
J. Abraham - USA
M. Adamski - Poland
A.E.Mohamed Mohamed - Egypt
A . Barkalov - Poland
R. Bazylevych - Ukraine
A. Chaterjee - USA
V. Djigan - Russia

A. Drozd - Ukraine
E. Evdokimov - Ukraine
E. Gramatova - Slovakia
A. Ivanov - Canada
M. Karavay - Russia
V. Kharchenko - Ukraine
K. Kuchukjan - Armenia
W. Kuzmich - Poland
A. Matrosova - Russia
V. Melikyan - Armenia
L. Miklea - Romania
O. Novak - Czech Republic
Z. Peng - Sweden
A. Petrenko - Ukraine
J. Raik - Estonia
A. Romankevich - Ukraine
A. Ryjov - Russia
R. Seinauskas - Lithuania
S. Sharshunov - Russia
A. Singh - USA
J. Skobtsov - Ukraine
V. Tverdokhlebov - Russia
V. Vardanian - Armenia
V. Yarmolik - Byelorussia

Steering Committee

M. Bondarenko - Ukraine
V. Hahanov - Ukraine
R. Ubar - Estonia
Y. Zorian - USA

Organizing Committee

S. Chumachenko - Ukraine
E. Litvinova – Ukraine
V. Kharchenko – Ukraine

EWDTS 2012 CONTACT INFORMATION

Prof. Vladimir Hahanov
Design Automation Department
Kharkov National University of Radio Electronics,
14 Lenin ave,
Kharkov, 61166, Ukraine.

Tel.: +380 (57)-702-13-26
E-mail: hahanov@kture.kharkov.ua
Web: www.ewdtest.com/conf/

10th IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS 2012)

Kharkov, Ukraine, September 14-17, 2012

The main target of the **IEEE East-West Design & Test Symposium (EWDTS)** is to exchange experiences between scientists and technologies of Eastern and Western Europe, as well as North America and other parts of the world, in the field of design, design automation and test of electronic circuits and systems. The symposium is typically held in countries around the Black Sea, the Baltic Sea and Central Asia region. We cordially invite you to participate and submit your contributions to EWDTS'12 which covers (but is not limited to) the following topics:

- Analog, Mixed-Signal and RF Test
- Analysis and Optimization
- ATPG and High-Level Test
- Built-In Self Test
- Debug and Diagnosis
- Defect/Fault Tolerance and Reliability
- Design for Testability
- Design Verification and Validation
- EDA Tools for Design and Test
- Embedded Software Performance
- Failure Analysis, Defect and Fault
- FPGA Test
- HDL in test and test languages
- High-level Synthesis
- High-Performance Networks and Systems on a Chip
- Low-power Design
- Memory and Processor Test
- Modeling & Fault Simulation
- Network-on-Chip Design & Test
- Modeling and Synthesis of Embedded Systems
- Object-Oriented System Specification and Design
- On-Line Testing
- Power Issues in Design & Test
- Real Time Embedded Systems
- Reliability of Digital Systems
- Scan-Based Techniques
- Self-Repair and Reconfigurable Architectures
- Signal and Information Processing in Radio and Communication Engineering
- System Level Modeling, Simulation & Test Generation
- System-in-Package and 3D Design & Test
- Using UML for Embedded System Specification
- CAD and EDA Tools, Methods and Algorithms
- Design and Process Engineering
- Logic, Schematic and System Synthesis
- Place and Route
- Thermal, Timing and Electrostatic Analysis of SoCs and Systems on Board
- Wireless and RFID Systems Synthesis
- Digital Satellite Television

The Symposium will take place in Kharkov, Ukraine, one of the biggest scientific and industrial center. Venue of EWDTS 2012 is Kharkov National University of Radioelectronics was founded 81 years ago. It was one of the best University of Soviet Union during 60th - 90th in the field of Radioelectronics. Today University is the leader among technical universities in Ukraine.

The symposium is organized by Kharkov National University of Radio Electronics and Science Academy of Applied Radio Electronics <http://anpre.org.ua/> in cooperation with Tallinn University of Technology. It is technically co-sponsored by the IEEE Computer Society Test Technology Technical Council (TTTC) and financially supported by Trades Committee of Kharkov National University of Radioelectronics and Trades Committee of Students, Aldec, Synopsys, Kaspersky Lab, DataArt Lab, Tallinn Technical University.



CONTENTS

An Efficient Fault Diagnosis and Localization Algorithm for Successive-Approximation Analog to Digital Converters Melkumyan T., Harutyunyan G., Shoukourian S., Vardanian V., Zorian Y.	15
Application of Defect Injection Flow for Fault Validation in Memories Amirkhanyan K., Davtyan A., Harutyunyan G., Melkumyan T., Shoukourian S., Vardanian V., Zorian Y.	19
SSBDDs and Double Topology for Multiple Fault Reasoning Raimund Ubar, Sergei Kostin, Jaan Raik	23
Self Compensating Low Noise Low Power PLL design Vazgen Melikyan, Armen Durgaryan, Ararat Khachatryan, Manukyan Hayk, Eduard Musaelyan	29
Optimization Considerations in QCA Designs Zahra NajafiHaghi, Marzieh Mohammadi, Behjat Forouzandeh, Zainalabedin Navabi	33
Implementation of Address-Based Data Sorting on Different FPGA Platforms Dmitri Mihhailov, Alexander Sudnitson, Valery Sklyarov, Iouliia Skliarova	38
Comparison of Model-Based Error Localization Algorithms for C Designs Urmaz Repinski, Jaan Raik	42
Synthesis of Clock Trees for Sampled-Data Analog IC Blocks Bilgiday Yuce, Seyrani Korkmaz, Vahap Baris Esen, Fatih Temizkan, Cihan Tunc, Gokhan Guner, I. Faik Baskaya, Iskender Agi, Gunhan Dundar, H. Fatih Ugurdag	46
Experiences on the road from EDA Developer to Designer to Educator H. Fatih Ugurdag	50
Multi-Beam Constant Modulus Adaptive Arrays in Real-Valued Arithmetic Victor I. Djigan	54
Simulation of Total Dose Influence on Analog-Digital SOI/SOS CMOS Circuits with EKV-RAD macromodel Petrosyants K. O., Kharitonov I. A., Sambursky L. M., Bogatyrev V. N., Povarnitcyna Z. M., Drozdenko E. S.	60
Models for Embedded Repairing Logic Blocks Hahanov V.I., Litvinova E.I., Frolov A., Tiecoura Yves	66
Real-time Interconnection Network for Single-Chip Many-Core Computers Harald Richter	72
Invariant-Oriented Verification of HDL-Based Safety Critical Systems Kharchenko V., Konorev B., Sklyar V., Reva L.	76
An Improved Scheme for Pre-computed Patterns in Core-based SoC Architecture Elahe Sadredini, Qolamreza Rahimi, Paniz Foroutan, Mahmood Fathy, Zainalabedin Navabi	80

Synthesis of Moore FSM with transformation of system in CPLD Aleksander Barkalov, Larysa Titarenko, and Sławomir Chmielewski	85
A WSN Approach to Unmanned Aerial Surveillance of Traffic Anomalies: Some Challenges and Potential Solutions David Afolabi, Ka Lok Man, Hai-Ning Liang, Eng Gee Lim, Zhun Shen, Chi-Un Lei, Tomas Krilavičius, Yue Yang, Lixin Cheng, Vladimir Hahanov, and Igor Yemelyanov	91
Synthesis of Qubit Models for Logic Circuits Wajeb Gharibi, Zaychenko S.A., Dahiri Farid, Hahanova Yu.V., Guz O.A., Ngene Christopher Umerah, Adiele Stanley	95
Theory of Optimal Nonlinear Filtering in Infocommunication's Problems Victor V. Panteleev	102
Verification of Specifications in the Language L with respect to Temporal Properties Expressible by GR(1) Formulas Anatoly Chebotarev	110
Properties of code with summation for logical circuit test organization Anton Blyudov, Dmitry Efanov, Valery Sapozhnikov, Vladimir Sapozhnikov	114
Loop Nests Parallelization for Digital System Synthesis Alexander Chemeris, Julia Gorunova, Dmiry Lazorenko	118
Decreasing the Power Consumption of Content-Addressable Memory in the Dataflow Parallel Computing System Levchenko N.N., Okunev A.S., Yakhontov D.E., Zmejcev D.N.	122
WebALLTED: Interdisciplinary Simulator Based on Grid Services Zgurovsky M., Petrenko A., Ladogubets V., Finogenov O., Bulakh B.	126
Malfunctions Modeling of Converters and Homogeneous-chain Distributed Structure Devices Artur Gulin, Zhanna Sukhinets	130
On structure of quasi optimal algorithm of analogue circuit designing Zemliak A., Michua A., Markina T.	134
A Neuro-Fuzzy Edge Based Spectrum Sensing Processor for Cognitive Radios Mohammadreza Baharani, Mohammad Aliasgari, Mohammadreza {Najafi, Jamali}, Hamid Noori	138
Qubit Model for Solving the Coverage Problem Hahanov V.I., Litvinova E.I., Chumachenko S.V., Baghdadi Ammar Awni Abbas, Eshetie Abebech Mandefro	142
PDF testability of the circuits derived by special covering ROBDDs with gates Matrosova A., Nikolaeva E., Kudin D., Singh V.	146
Compositional Microprogram Control Unit with Operational Automaton of Transitions Alexander Barkalov, Roman Babakov, Larisa Titarenko	151
Observability Calculation of State Variable Oriented to Robust PDFs and LOC or LOS Techniques Matrosova A., Ostanin S., Melnikov A., Singh V.	155

Low-Voltage Low-Power 2.5 GHz Linear Voltage Controlled Ring Oscillator Hayk H Dingchyan	161
High Speed IC Output Buffer with Reduced Power Consumption Karine Movsisyan	165
Engineering-Maintenance Methods of the Calculation Service Area Fixed BWA-paths Sergey I. Myshlyakov, Victor V. Panteleev	170
Analyses of two run march tests with address decimation for BIST procedure Ireneusz Mrozek, Svetlana V. Yarmolik	176
Design of Area Efficient Second Order Low Pass Analog Filter Andranik Hovhannisyan	180
Power Consumption Analysis of Content-Addressable Memories Levchenko N.N., Okunev A.S., Yakhontov D.E.	183
IC Physical Design Optimization Due to Effects of Device Physical Geometries Avag Sargsyan	187
System-on-Chip FPGA-Based GNSS Receiver Alexander Fridman, Serguey Semenov	190
Testware and Automatic Test Pattern Generation for Logic Circuits Victor Zviagin	196
Artificial Neural Network for Software Quality Evaluation Based on the Metric Analysis Oksana Pomorova, Tetyana Hovorushchenko	200
Self-Compensation of Influence of Parasitic Gate-Drain Capacitances of CMOS Transistors in Analog Microcircuitry Sergey G. Krutchinsky, Grigory A. Svizev, Alexey E. Titov	204
Hash-based Detection of OFDM Watermarking Symbol for Radiotelephone Identification Aleksandr V. Shishkin, Aleksandr A. Lyashko	208
A Novel Wideband Circular Ring DGS Antenna Design for Wireless Communications Rakesh Sharma, Abhishek Kandwal, Sunil Kumar Khah	211
Universal technique of the analysis of round-off noise in digital filters with arbitrary structure described by topological matrixes Vladislav A. Lesnikov, Alexander V. Chastikov, Tatiana V. Naumovich, Sergey V. Armishev	215
Hardware Reduction for Compositional Microprogram Control Unit Dedicated for CPLD Systems Barkalov A., Titarenko L., Smolinski L.	219
Conservative Finite-difference Scheme for the Problem of Laser Pulse Propagation in a Medium with Third-order Dispersion Vyacheslav A. Trofimov, Anton D. Denisov	225
A Four Bit Low Power 165MSPS Flash-SAR ADC for Sigma-Delta ADC Applications Hasan Molaei, Khosrow Hajsadeghi	229
Matrix Implementation of Moore FSM with Nonstandard Presentation of State Codes Titarenko L., Hebda O.	233

Alowpower1.2GS/s4-bitflashADCin0.18mCMOS Mohammad Chahardori, Mohammad Sharifkhani, Sirous Sadughi	237
Symmetrical Differential Stages on CMOS Transistors with Circuits of Self-Compensation and Cancellation Sergey G. Krutchinsky, Grigory A. Svizev, Alexey E. Titov	241
Lower Bound of Error in AOA Based Passive Source Localization Using Single Moving Platform Hejazi F., Norouzi Y., Nayebi M.M.	245
A Design for Testability Technique for Quantum Reversible Circuits Joyati Mondal, Debesh K. Das, Dipak K. Kole, Hafizur Rahaman	249
A Flexible Design for Optimization of Hardware Architecture in Distributed Arithmetic based FIR Filters Fazel Sharifi, Saba Amanollahi, Mohammad Amin Taherkhani, Omid Hashemipour	253
Models for Quality Analysis of Computer Structures Murad Ali Abbas, Chumachenko S.V., Hahanova A.V., Gorobets A.A., Priymak A.	258
Expanding Wireless Bandwidth in a Power-Efficient Way: Developing a Viable mm-Wave Radio Technology Daniel Foty, Bruce Smith, Saurabh Sinha, Michael Schröter	264
Sampling Theorem for Finite Duration Signal in Limited Frequency Band Gamlet S. Khanyan	270
SiGe HBT Performance Modeling after Proton Radiation Exposure Konstantin Petrosyants, Maxim Kozhukhov	274
Classical Models of Test used in Advanced Electronics Quality Assurance Surendra Batukdeo	278
The Use of Natural Resources for Increasing a Checkability of the Digital Components in Safety-Critical Systems Drozd A., Kharchenko V., Antoshchuk S., Drozd J., Lobachev M., Sulima J.	283
New version of Automated Electro-Thermal Analysis in Mentor Graphics PCB Design System Petrosyants K.O., Kozyrko P.A., Kharitonov I.A., Sidorov A.V., Chichkanov Y. N.	289
An Approach to Testing of Planar Integrated Antennas in Frequency Range of 5–7 GHz Aleksandr Timoshenko, Ksenia Lomovskaya, Victor Barinov, Andrey Tikhomirov	293
Optimal project solution decision making in telecommunication systems using multicriteria optimization methods Valery Bezruk, Alexander Bukhanko	298
Software implementation and debugging of forward error correction codes Alexey Smirnov, Danila Migalin, Ilya Muravyev, Leonid Pertsev	303
Architecture of Built-In Self-Test and Recovery Memory Chips Andrienko V.A., Moamar Daa, Ryabtsev V.G., Utkina T.Yu.	307
The methods of exclusion of variables in symbolic time models of linear periodically time-variable circuit Yuriy Shapovalov, Dariya Smal	311

Two-Component Encoding of Approximating Picture Pixels in Telecommunication Facilities Barannik V., Dodukh A., Safronov R.	315
Development of parameterized cell using Cadence Virtuoso Vadim Borisov	319
Simulation Methods of Diffusion Alloying Process by Means of Taurus TSUPREM-4 Programme Lagunovich N.L., Borzdov V.M.	321
Control and Diagnosis by Complexity Indicators of System Functioning Process Tverdokhlebov V.A.	323
Features of the Transfer of Information with Different Reliability in a Single Channel Alexander Bakhtin, Leonid Pertsev, Olga Timofeeva	327
Construction of Signals with Controlled Peak-Factor Koshevyy V. M., Dolzhenko D.O.	330
The Effective Method of Space Filtering of Noise in Rayleigh Communication Channel with the Adaptive Antenna Maistrenko G. V., Rybalko A. M., Shokalo V. M., Strelnitskiy A. A.	333
A New Structure for Interconnect Offline Testing Somayeh Sadeghi-Kohan, Shahrzad Keshavarz, Farzaneh Zokaei, Farimah Farahmandi, Zainalabedin Navabi	336
Researching of Mathematical Models Based on Optimal Control Approaches for Congestion Control in Telecommunication Network Lemeshko A.V., Semenyaka M.V.	341
Higher Order Propagation Modes Error and Its Compensation Zaichenko O. B., Klyuchnyk I. I., Martynenko L. G.	345
Strategy of analyzing most common algorithms for path finding in discrete labyrinth using software statistic data collector Krasnov Evgeniy, Dmitry Bagaev	349
Method of Implementation of Technology of Orders Based Transparent Parallelizing for Solving Computationally Complex Problems on Cluster Vitaliy D. Pavlenko, Viktor V. Burdejnyj, Sergey V. Pavlenko	353
Scheduling Tests for 3D SoCs with Temperature Constraints Indira Rawat, Gupta M.K., Virendra Singh	356
Automated application mapping into Network-on-Chip topologies Bykov S. O.	360
MIMO Radar with Phase-coded waveforms Amirsadegh Roshanzamir, Bastani M. H.	363
BBN-based Approach For Assessment of Smart Grid And Nuclear Power Plant Interaction Eugene Brezhnev, Vyacheslav Kharchenko	367
Design, Test and Fault Detection in QCA 4-to-1 Multiplexer Zahra NajafiHaghi, Behjat Forouzandeh	374

The Evaluation of Statistical Characteristics of the Retransmission Meter Signal Frequency and Initial Phase on the Basis of VHDL-model Dmitry A. Velychko, Iegor I. Vdovychenko	378
A Research of Heuristic Optimization Approaches to the Test Set Compaction Procedure Based On a Decomposition Tree for Combinational Circuits Valentina Andreeva, Kirill A. Sorudeykin	382
Power Reduction of 7T Dual-Vt SRAM Cell Using Forward Body Biasing Sahba Sabetghadam Jahromi, Raziye Bounik	388
VLSI: An Investigation into Electromagnetic Signatures (EMS) for Non-Invasive Testing and Signal-integrity Verification Kadim HJ, Coulibaly L. M.	392
Secure Data over GSM based on Algebraic Codebooks Kazemi R., Nashtaali D., Boloursaz M., Behnia F.	397
Simulation of Telecommunication Channel Using Volterra Model Vitaliy D. Pavlenko, Viktor O. Speransky	401
Extracting Complete Set of Equations to Analyze VHDL-AMS Descriptions Arezoo Kamran, Vahid Janfaza, and Zainalabedin Navabi	405
A Data Modem for GSM Adaptive Multi Rate Voice Channel Boloursaz M., Hadavi A. H., Kazemi R., Behnia F.	409
Trends and prospects of development of techniques for extracting acoustic sounding information of the atmospheric boundary layer Klyuchnik I., Panchenko A., Umyarov R.	413
Decision-Making in Robotics and Adaptive Tasks Tsybal A.M., Bronnikov A.I.	417
Design of Nonvolatile Memory Based on Magnetic Tunnel Junction for Special Electronic Systems Aleksandr Kostrov, Vladislav Nelayev, Viktor Stempitsky, Anatoly Belous, Arkady Turtsevich	421
Improving the Dependability of a Water Supply System via a Multi-Agent based CPS Teodora Sanislav, Liviu Miclea, Paolo Prinetto	425
Cyber Security Lifecycle and Assessment Technique for FPGA-based I&C Systems Illiashenko Oleg, Kharchenko Vyacheslav, Kovalenko Andriy	432
FPGA Technologies in Medical Equipment: Electrical Impedance Tomography Perepelitsyn Artem, Shulga Dmitry	437
A Trend-based Design Space Exploration of Multi-core Systems Using Regression Modeling Fazeleh Hajari Taheri, Omid Fatemi	441
Synchronous Rectifiers Enable High Efficiency for Buck-Boost Converter Yurii Shynkarenko and Igor Klyuchnyk	445

Test Data Compression Strategy While Using Hybrid-BIST methodology Elmira Karimi, Mohammad Hashem Haghbayan and Mahmood Tabandeh	449
Self-Adaptive Mobile Wireless Hotspot Zones Yanovsky M., Kharchenko V., Gorbenko A.	454
The Systolic Compositions of Two-dimensional and Multidimensional Lattice Filters for Space-Time Signal Processing David I. Lekhovytskiy, Andrii V. Semeniaka, and Dmytro S. Rachkov	458
Power Efficient Implementation of Homogenous Multi-Core Processors Aram Poghosyan	462
Assertion Based Method of Functional Defects for Diagnosing and Testing Multimedia Devices Vladimir Hahanov, Karyna Mostova, Oleksandr Paschenko	465
Improved Scaling-Free CORDIC algorithm Leonid Moroz, Taras Mykytiv, Martyn Herasym	470
Coding Tangible Component of Transforms to Provide Accessibility and Integrity of Video Data Barannik V.V., Hahanova A.V., Krivonos V.N.	475
Review of the botnet detection techniques Oleg Savenko, Sergiy Lysenko, Kryshchuk Andrii	479
MEMS Intellect Multiprobes Contacting Devices for Electrical Checking-up of Multilayers Commutative Boards and BGA/CSP Electronic Components Neвлиudov I.Sh., Palagin V.A., Razumov-Frizjuk E.A., Zharikova I.V.	483
Internet of Things: A Practical Implementation based on a Wireless Sensor Network Approach Michele Mercaldi, Andrea D’Oria, Davide Murru, Hai-Ning Liang, Ka Lok Man, Eng Gee Lim, Vladimir Hahanov, Mischenko Alexander	486
Investigation of EM Wave Propagation of the Wireless Capsule in Human Body Eng Gee Lim, Zhao Wang, Jin Hui Chen, Tammam Tillo, Ka Lok Man	490
Using pyroelectric detectors in the design of temperature measuring devices Bondarenko A.Yu, Klyuchnik I.I.	494
Transaction Level Model of Embedded Processor for Vector-Logical Analysis Irina V. Hahanova, Volodymyr Obrizan, Alexander Adamov, Dmitry Shcherbin	497
Embedded Intelligent Control Systems on the Basis of Elementary Fuzzy-Logic Cells Dontsova A., Vassiliev A.E.	502
Interconnection Analysis of the Integral Reliability Characteristics of the Monoergative Computer System and User’s Competency Krivoulya G., Shkil A., Kucherenko D.	505
System approach to determination of ADC parameters Knyshev Ivan	511
Methodological Aspects of Complex Ecological Estimation of Man-Caused Territory State and Mathematical Modelling of Processes in a Environment System Kozulia T. V., Sharonova N. V. , Emelianova D. I., Kozulia M.M.	514

Method for “Failure on Demand” Latent Faults Diagnosis of NPP Safety Control Systems Gerasymenko K.E.	519
Informational Saturation of Noise Signals Kolodiy Z. A., Kolodiy A.Z.	523
The Positional Structural-Weight Coding of the Binary View of Transformants Barannik V., Krasnoruckiy A., Hahanova A.	525
Synchronization of a Fuzzy Automata Speranskiy Dmitriy	529
Models for SoC Infrastructure of Radio Frequency Identification with Code-Division Multiple Filippenko I.V., Hahanova I.V., Filippenko I.O, Maksimov M., Chugurov I.	535
Factorization of Rhythmograms Parametric Spectra on the Base of Multiplicative Linear Prediction Models Nataliia V. Kudriavtseva, Iryna O. Fil	538
Logi-Thermal Analysis of Digital Circuits Using Mixed-Signal Simulator Questa ADMS Petroshyants K.O., Rjabov N.I.	541
Method of Hybrid Regression Analysis in the Calibration Experiments Ordinartseva N. P.	545
Keynotes speeches and Invited Reports	548
AUTHORS INDEX	554

Models for Quality Analysis of Computer Structures

Murad Ali Abbas (Iraq), Chumachenko S.V., Hahanova A.V., Gorobets A.A., Priymak A.
Computer Engineering Faculty, Kharkov National University of Radioelectronics, Kharkov,
Ukraine, hahanov@kture.kharkov.ua

Abstract

The methods for estimating computational structures and searching the shortest paths between the pair of nodes are presented. A criterion for evaluating the effectiveness of computational structures based on the graph model of the functional blocks of digital systems-on-chips is developed. A modified Dijkstra's algorithm to determine the average cost of interconnections in computing architecture for every pair of nodes is proposed. Verification of the criterion, when evaluating the effectiveness of different topologies of computational structures is performed.

1. Introduction

Creating effective computational structures is related not only to increasing the speed of primitives, but also with the topology of interconnections between them, which can significantly improve the performance of parallel processing data due to additional expensive connections. It is therefore necessary to have criteria for evaluating performance, taking into account not only transaction time between the nodes, but the hardware redundancy, which considerably reduces the average time of receiving and transmission of information between the primitive computing components. Such criteria can be used to evaluate the effectiveness of graph models of local and global computer networks, urban infrastructure of road communications, as well as the traffic flows in order to identify bottlenecks affecting the traffic. The problem of finding such criteria is related to the minimization of the computational cost for determination of all possible minimal paths between nodes of pairs.

The aim of research is development of criteria for evaluating the effectiveness of computational structures, based on graph model of interconnections of functional blocks, which make it possible to determine the quality of the topological architectures of digital systems-on-chips.

The objectives: 1) Analysis of methods for estimating the computational structures and finding the

shortest paths between nodes of pair [5-9]. 2) Development of criteria for evaluating the effectiveness of computational structures, based on graph model of the functional blocks of digital systems-on-chips [1-4]. 3) Modification of Dijkstra's algorithm to determine the average cost of interconnections of computing architecture for a node pair [5-8]. 4) Verification of the criteria when evaluating the effectiveness of different topologies of computational structures [1-4].

2. Estimating the connection topology of digital system components

The distance between the components of a digital system is the main parameter that affects the speed of executing (for functionality or service) transactions between the components or structure elements. When considering two implementation variants of a multiprocessor system, for example, it is necessary to determine the integral characteristic as the sum of all distances between each pair of components or nodes of the corresponding graph. Due to the existence of such estimation, a natural question is appeared: which geometric (topological) primitive shapes have to be used to minimize the integral estimation of distances between each pair of nodes? Here, three variants of shapes are interested: rectangle (the metric of «Manhattan»), triangle and tetrahedron. The last one has unique feature – each node of the tetrahedron has three neighbors, while the triangle has only two adjacent nodes.

The feasibility attractiveness of analysis of structure performance is important not only for digital systems, networks, telecommunications, but also urban infrastructure in the existence of congestion.

The criterion is related to processing graph structure, which has E arcs and n nodes. Its feature lies in the calculation of absolute value that is not reduced to the interval and formed by the cost of connections multiplied by the quality of transactions between all pairs of nodes:

$$Q_4 = \frac{E}{n} \times \sum_{i=1}^n \min(p_{ij})$$

Use this formula for the estimation of three graph structures with six nodes and different connecting topologies is shown in Fig. 1.




Fig. 1. Structures of connections for processor primitives

Here are three graphs, which have 9, 7 and 11 arcs, respectively. Defining criterion in accordance with the last formula gives the following results:

$$Q_4(G_1) = \frac{E}{n} \times \sum_{i=1}^n \min(p_{ij}) = \frac{9}{6} \times (9 \times 1 + 6 \times 2) = 31,5;$$

$$Q_4(G_2) = \frac{7}{6} \times (7 \times 1 + 6 \times 2 + 2 \times 3) = 29,2;$$

$$Q_4(G_3) = \frac{11}{6} \times (11 \times 1 + 4 \times 2) = 34,8$$

Modification of effectiveness estimation of the topology is related to reduction of real costs (number of arcs E) to the maximum possible number

$$V = \frac{n^2 - n}{2} \text{ of pair connections in the graph } \frac{E}{V},$$

which provide the quality of communication properties

$$\frac{E}{V} = \frac{E}{\sum_{i=1}^n \min(p_{ij})} = \frac{E}{\frac{n^2 - n}{2} \sum_{i=1}^n \min(p_{ij})} = \frac{E}{\sum_{i=1}^n \min(p_{ij})}$$

The estimation is equal to one if the numerator and denominator are equal $V = \frac{n^2 - n}{2}$. In this case, the

graph structure has all possible pair wise connections between the graph nodes, defined by a half of the Cartesian square of the power of a node set minus n nodes. Subtraction is defined by the nodes of a graph, which don't have idempotent closures. At that each pair of nodes has the path length equal to one. Recalculation of efficiency criteria for interconnections of processor primitives gives the following result:

$$Q_5(G_1) = \frac{E}{V=12 \sum_{i=1}^n \min(p_{ij})} = \frac{9}{9 \times 1 + 6 \times 2} = 0,428;$$

$$Q_5(G_2) = \frac{7}{7 \times 1 + 6 \times 2 + 2 \times 3} = 0,28;$$

$$Q_5(G_3) = \frac{11}{11 \times 1 + 4 \times 2} = 0,578.$$

At the same time pay for the quality of communication is the power of connections, reduced to the maximum possible number of arcs:

$$H_5(G_1) = \frac{E}{\frac{n^2 - n}{2}} = \frac{9}{15} = 0,60;$$

$$H_5(G_2) = \frac{7}{15} = 0,46; H_5(G_3) = \frac{11}{15} = 0,73.$$

It is advisable to have two estimates: the integral criterion of communication quality, which implicitly defines the time of average reachability between every node pair of the graph structure, as well as the power of connections reduced to the maximum possible number and determining the cost of infrastructure quality, objective function of which minimizes the average reachability (path length or time) between node pair of the graph structure. Depending on the number of connections the first criterion tends to increase from 0 to 1, the second one also increases as

the number of arcs in the graph. Therefore, multiplexing of two criteria does not give a new property when estimating the reachability infrastructure for each pair of nodes. Conclusions: 1) It is necessary to use both criteria for the estimation of structural design. 2) Dijkstra's algorithm should be modified to calculate the average value of the reachability between a pair of nodes in the graph as shown below.

3. Modification of Dijkstra's algorithm

To solve the problem of finding the shortest paths between all pairs of nodes in a weighted graph Johnson's and Floyd-Uorshell's algorithms are used. Both algorithms are applied to directed graphs. Johnson's algorithm is implemented in the presence in the graph of arcs with a positive or negative weight, but in the absence of cycles with negative weight. It is known that the complexity of Floyd's (Floyd-Uorshell's) algorithm for finding the shortest paths between all pairs of nodes is $O(n^3)$.

When finding the shortest paths from one node of the graph to all other nodes the Danzig's, Levit's, Bellman-Ford's, Dijkstra's algorithms are used.

Danzig's algorithm is applied to planar directed graphs, similar to Floyd-Uorshell's algorithm, but differs from it in a different order of executing the same instructions.

Levit's algorithm is applied for oriented/nonoriented graphs without arcs with negative weight.

Bellman-Ford's algorithm is designed to find the shortest path in a weighted oriented or undirected graph and permits for the presence of arcs with negative weight, in contrast to Dijkstra's algorithm. During the time of $O(|V| \times |E|)$ algorithm finds the shortest paths from one node to all others.

Dijkstra's algorithm finds the shortest distances from one of the nodes of the graph to all the others. It applies only to graphs with arcs of positive weight. The algorithm is widely used in programming and technologies. For example, in a dynamic routing protocol Open Shortest Path First (OSPF), which is based on the technology of tracking the status of the channel (link-state technology), to eliminate the circular routes.

Dijkstra proposed a modification of the algorithm for constructing the shortest paths from a given node of the graph to all others nodes, which reduced the number of operations (additions and comparisons), retaining the information at one stage for the next ones. This is achieved by procedure for placing Dijkstra's

labels that reduces the complexity of the algorithm to $O(n^2)$ [5-9].

In some cases, when the configuration of the graph permits it, for finding the shortest paths between all pairs of nodes it is advisable to apply Dijkstra's algorithm for each of n possible initial nodes.

Problem. Find the shortest paths between all pairs of nodes for the graph shown in Fig. 1a with unit weights for each arc.

Solution. Considered undirected graph involves two equal nodes groups: 1) a, c, e; 2) b, d, f. The term "equal" here means the invariance of the representation of the shortest paths and their trees when finding from the nodes a, c, e (the first group of paths), or from the nodes b, d, f (a second group of paths). Thus, for a given problem, instead of Floyd's algorithm Dijkstra's algorithm can be applied twice to find the shortest paths between all pairs of nodes. Then the problem is divided in two subproblems: 1) find the shortest distances and specify all the shortest paths from the node a to all other nodes; 2) find the shortest distances and specify all the shortest paths from the node b to all other nodes.

The adjacency matrix of graph G_1 has the form:

$$G_1 = \begin{matrix} & \begin{matrix} a & b & c & d & e & f \end{matrix} \\ \begin{matrix} a \\ b \\ c \\ d \\ e \\ f \end{matrix} & \begin{bmatrix} . & 1 & . & . & . & 1 \\ 1 & . & 1 & 1 & . & 1 \\ . & 1 & . & 1 & . & . \\ . & 1 & 1 & . & 1 & 1 \\ . & . & . & 1 & . & 1 \\ 1 & 1 & . & 1 & 1 & . \end{bmatrix} \end{matrix} \quad (1)$$

Subproblem 1.1. Find the shortest distances and specify all the shortest paths from the node a to all other nodes.

During the implementation of Dijkstra's algorithm Table 1 is filled, the number of rows and columns is determined by the power of the graph node set (6x6). In Table 1, row headers indicate the nodes, to which the shortest distance have to be found.

Table 1

	1	2	3
	u=a r=0	u=b r=1	u=f r=1
b	a, 1		
c	a, ∞	b, 2	b, 2
d	a, ∞	b, 2	b, 2
e	a, ∞	a, ∞	f, 2
f	a, 1	a, 1	

Comments: 1) If a column includes two nodes with the same minimum numeric labels then any of them is selected. This means that there may be two different chains of the same minimal length. 2) If when

calculating the current numerical labels a new total distance is equal to the previous one, then the old numeric label is saved. 3) Permanently labeled nodes in the column headers are not repeated. 4) The distances in the column headers do not decrease (\leq). 5) Current labels in lines do not increase (\geq).

Thus, Table 1 contains information about all the shortest chains and their lengths.

For example, it is necessary to find the shortest chain from the node a to the node e. The sequence of nodes of the chain is written from the end; the last filled cell of the row e contains information about the length of a shortest path $r = 2$ and last but one node of the chain - f. Information about the previous node is in the last cell of the row f, in this case - the node a, which is the beginning of the route:

$$a \xrightarrow{1} f \xrightarrow{1} e \Rightarrow \text{dist} = 1 + 1 = 2.$$

The data for all the shortest paths are presented in Tab. 2.

Chain	Length
$a \xrightarrow{1} b$	$r(a,b) = 1$
$a \xrightarrow{1} b \xrightarrow{1} c$	$r(a,c) = 1 + 1 = 2$
$a \xrightarrow{1} b \xrightarrow{1} d$	$r(a,d) = 1 + 1 = 2$
$a \xrightarrow{1} f \xrightarrow{1} e$	$r(a,e) = 1 + 1 = 2$
$a \xrightarrow{1} f$	$r(a,f) = 1$

A graph demonstrating the shortest paths tree from the node a is shown in Fig. 2




Fig. 2. The shortest paths tree from the node a

Since all the arcs of the graph (see Fig. 1a) have a weight of 1, Tab. 1 shows that when calculating the distances they can be increased only by 1. So, in fact, as soon as the infinite label is changed to finite numerical label, later it has not been changed. This means that the corresponding shortest distance between the nodes has been determined. Then the number of additions and comparisons in Dijkstra's algorithm can be reduced (Tab. 3).

	1	2	3
	$u=a$ $r=0$	$u=b$ $r=1$	$u=f$ $r=1$
b	a, 1		
c	a, ∞	b, 2	
d	a, ∞	b, 2	
e	a, ∞	a, ∞	f, 2
f	a, 1	a, 1	

It should be noted that the shortest routes from the nodes a, c, e, and the trees of the shortest paths will be identical.

Subproblem 1.2. For the graph shown in Fig. 1a it is necessary to find the shortest distances and specify all the shortest paths from the node b to all other nodes.

During the implementation of Dijkstra's algorithm the table is filled, where the number of rows and columns is determined by the power of the graph node set (6x6). In the headers of table rows the nodes, to which is necessary to find the shortest distance are indicated (Tab. 4). Below a modified table is considered.

	1	2
	$u=b$ $r=0$	$u=f$ $r=1$
a	b, 1	b, 1
c	b, 1	b, 1
d	b, 1	b, 1
e	b, ∞	f, 2
f	b, 1	

Table 4 presents the calculation subject to the modification of Dijkstra's algorithm. At the initial stage after the placement of labels in the first column the shortest distances from the node b to the other graph nodes are defined, except the node e. They are equal to the length of arc 1; and themselves the shortest chains coincide with the arcs that connect node b with the nodes a, c, d, f. It remains to determine the shortest distance and the chain from b to f. To do this, we continue the algorithm step by step - choose the minimum label from all finite numerical labels in the first column. Since they are all equal to 1, select anyone. The choice of nodes d or f will complete the process of finding for a single pass.

The data for all the shortest paths are shown in Tab. 5. A graph demonstrating the tree of the shortest paths from the node b is shown in Fig. 3.

It should be noted that the shortest chains from the nodes b, d, f and the trees of the shortest paths will be identical.

Table 5

Chain	Length
$b \xrightarrow{1} a$	$r(b,a) = 1$
$b \xrightarrow{1} c$	$r(b,c) = 1$
$b \xrightarrow{1} d$	$r(b,d) = 1$
$b \xrightarrow{1} d \xrightarrow{1} e$	$r(b,e) = 1 + 1 = 2$
$b \xrightarrow{1} f$	$r(b,f) = 1$




Fig. 3. The shortest paths graph from the node b

The matrix of shortest distances between all pairs of nodes of the graph G_1 is presented below:

$$\text{Dist}_1 = \begin{matrix} & \begin{matrix} a & b & c & d & e & f \end{matrix} \\ \begin{matrix} a \\ b \\ c \\ d \\ e \\ f \end{matrix} & \begin{matrix} . & 1 & 2 & 2 & 2 & 1 \\ 1 & . & 1 & 1 & 2 & 1 \\ 2 & 1 & . & 1 & 2 & 2 \\ 2 & 1 & 1 & . & 1 & 1 \\ 2 & 2 & 2 & 1 & . & 1 \\ 1 & 1 & 2 & 1 & 1 & . \end{matrix} \end{matrix} \quad (2)$$

4. Description of the modified Dijkstra's algorithm

Each node of the set of nodes V is associated with a label that specifies the minimum well-known distance from it to the initial node a . The algorithm is executed step by step. At each step it «visited» one node and tries to reduce the labels. The implementation of the algorithm terminates when all nodes are visited.

Initialization. The label of the node a is equal to 0, a temporary label – infinity is assigned to other nodes. This means that the distances from the node a to other ones yet unknown. All nodes are marked as unvisited.

Step of the algorithm. If all the nodes are visited, the algorithm terminates. Otherwise, from the nodes have not yet visited the node u with a minimum label is chosen. At that all possible routes, where u is last but one point, are considered. Nodes, to which the arcs from u are directed, are called adjacent with respect to u . For each neighbor of the node u , except ones marked as visited, a new path length is considered that is equal to the sum of the values of the current label of the node

u and the length of the arc connecting u with this neighbor.

In the traditional Dijkstra's algorithm such step is performed further: if obtained value of the length is less than value of neighbor's label, neighbor's label is replaced by obtained value of length.

For graphs with arcs of unit length (weight) each time the sum of the distances can be increased only by 1. So in the above step only infinite neighbor's labels can be changed on the finite numerical label, which subsequently are not changed (they cannot be reduced). The corresponding distances are natural numbers. For this reason, the comparison should be carried out to determine the finite number labels for those nodes, which do not have them, that is, their temporary labels are infinite. If there is no arc connecting permanently labeled node with the node having infinite label, as the next step the permanently labeled node with minimal label in given column is chosen (as above), which allows making attempt to find for minimal route through another node. At that addition and comparison of labels with existing in the column finite labels is not carried out, which reduces the time of finding.

After consideration of all the neighbors the node u is marked as visited and the step of the algorithm is repeated.

LABEL is array to store the current node labels. PERM is an array to specify the permanently labeled nodes (nodes are permanently labeled when they are equal to u_i for some i). If the $\text{PERM}(v)=1$, v is permanently labeled node and its label is equal to $d(s, v)$. First, $\text{PERM}(s)=1$ and $\text{PERM}(v)=0$ for $v \neq s$. PRED is an array of pointers to the nodes from which passing to the nodes with permanent labels is performed. If the node v is permanent labeled then the sequence $v, \text{PRED}(v), \text{PRED}(\text{PRED}(v)), \dots, s$ involves the nodes which are shortest directed path from s to v .

1. Begin. Let $\text{LABEL}(s)=0$, $\text{PERM}(s)=1$, $\text{PRED}(s)=s$; $\forall v \neq s$ let $\text{LABEL}(v)=\infty$, $\text{PERM}(v)=0$, $\text{PRED}(v)=v$.

2. Let $i=0$, $u=s$ (u is last of the nodes with constant label. Now it is the node s).

3. Calculating LABEL and changing the elements of the array PRED. Let $i=i+1$.

For each node v with infinite label it is necessary to carry out the following actions (in the traditional Dijkstra's algorithm this point was performed for all nodes v , except the nodes with the same label; and in the modified algorithm it applies only to the nodes with temporary labels $\text{LABEL}(v)=\infty$, because another labels will not be modified):

3.1. Let $M = \min\{\text{LABEL}(v), \text{LABEL}(u) + w(u,v)\}$, where $w(u,v)=1$ is the length of an arc, connecting the nodes u and v if it exists, in other case (when the arc (u,v) is not exist) the node with minimum finite numerical label is chosen as permanent labeled node; if there are several such nodes one of them is chosen;

3.2. If $M < \text{LABEL}(v)$ then $\text{LABEL}(v)=M$, $\text{PRED}(v)=u$.

4. Choosing the node u_i . Among all the nodes which are not labeled, find the node w with the minimum label (if there are several nodes, the choice can be made arbitrarily.) Let $PERM(w)=1$, $u_i=w$ (it is the last node with invariable label).

5. If $i < n-1$, go to item 3, in other case – end (all shortest paths are found).

Labels of nodes are the lengths of shortest paths; v , $PRED(v)$, $PRED(PRED(v))$, ..., s are the nodes of the shortest directed s - t path.

4. Conclusion

The scientific novelty. The criteria of evaluating the quality of the topological connections of digital systems components, which are focused on the evaluation of projects, from the standpoint of operational and strategic minimizing of connecting routes for two nodes are proposed. They make it possible to modify the structures by introducing additional costs on some connections in the corresponding graph in order to improve the system performance. Modification of Dijkstra's algorithm for undirected weighted graphs with unit arc length is developed. It reduces the number of additions and comparisons due to the exclusion from this process the finite numerical labels, found in the previous step, which cannot be decreased hereafter and remain constant, as well as the possibility of transformation of infinite neighbor's labels only to the finite numerical ones.

The practical value. The feasibility attractiveness of analyzing the effectiveness of the topology for the component connections in the structures is important not only for digital systems, networks, telecommunications, but urban infrastructure in the

existence of congestion. Areas for further research in this area are associated with the following problems: development of analytical models for estimating the efficiency of the infrastructure IP for embedded repairing and servicing the combinational digital systems with different complexity levels of the primitives and structures.

10. References

- [1] *Reliability of Technical Systems* / Ed. I.A.Ushakova. Moscow, 1985. 512 (in Russian)
- [2] *Hahanov V.I., Litvinova E.I., Chumachenko S.V., Guz O.O.* Logical associative computer // J. Electronic simulation. № 1. 2011. C. 73-90 (in Russian).
- [3] *Hahanov V., Wajeb Gharibi, Litvinova E., Chumachenko S.* Information analysis infrastructure for diagnosis. Information. An international interdisciplinary journal. 2011. Japan. Vol. 14. No 7. P. 2419-2433.
- [4] *Hahanov V.I.* and others. Infrastructure of intellectual property for SoC simulation and diagnosis service. Springer, Germany, 2011. P. 289-330.
- [5] *Dijkstra E. W.* A note on two problems in connexion with graphs // Numerische Mathematik. Vol. 1. 1959. P. 269-271.
- [6] *Stern T.H., Leiserson Charles I., Rivest R.L., Stein C.* Algorithms: The Design and Analysis = Introduction to Algorithms. M. Williams, 2006. 1296 p/ (in Russian)
- [7] *Anany V. Levitin.* Introduction to Design and Analysis of Algorithms. Villanova University. 2003. 576 p.
- [8] *Kuznetsov N.A., Fetisov V.N.* Dijkstra's algorithm with improved robustness to control the routing of IP-based networks // Automation and Remote Control. 2008. № 2. C. 80–85 (in Russian).
- [9] *Thomas T.* OSPF Network Design Solutions. Cisco Press, 2004. 816 p.

Camera-ready was prepared in Kharkov National University of Radio Electronics
Lenin Ave, 14, KNURE, Kharkov, 61166, Ukraine

Approved for publication: 27.08.2012. Format 60×84¹/₈.

Relative printer's sheets: 49. Circulation: 200 copies.

Published by SPD FL Stepanov V.V.

Ukraine, 61168, Kharkov, Ak. Pavlova st., 311

Матеріали симпозиуму «Схід-Захід Проектування та Діагностування – 2012»
Макет підготовлено у Харківському національному університеті радіоелектроніки

Редактори: Володимир Хаханов, Світлана Чумаченко, Євгенія Литвинова

Пр. Леніна, 14, ХНУРЕ, Харків, 61166, Україна

Підписано до публікації: 27.08.2012. Формат 60×84¹/₈.

Умов. друк. Арк. 49. Тираж: 200 прим.

Видано: СПД ФЛ Степанов В.В.

Вул. Ак. Павлова, 311, Харків, 61168, Україна