

MINISTRY OF EDUCATION AND SCIENCE OF UKRAINE  
KHARKOV NATIONAL UNIVERSITY OF RADIOELECTRONICS

ISBN 966-659-113-8

# **Proceedings of IEEE East-West Design & Test Workshop (EWDTW'06)**

Copyright © 2006 by The Institute of Electrical and Electronics Engineers, Inc.



**Sochi, Russia, September 15 – 19, 2006**

## CONTENTS

A Black-Box-Oriented Test Methodology <b>A. Benso, A. Bosio, P. Prinetto, A. Savino</b> .....	11
Design and Optimization of Fault-Tolerant Distributed Real-Time Systems <b>Peng Z., Izosimov V., Eles P., Pop P</b> .....	16
Interconnect Yield Improvement for Networks on Chip <b>Andre Ivanov</b> .....	22
The Scaling Semiconductor World and Test Technology <b>Yervant Zorian</b> .....	22
A Unified HW/SW Interface Model to Remove Discontinuities Between HW and SW Design <b>A. Jerraya</b> .....	23
Background Cache for Improving Memory Fault Tolerance <b>Michail F. Karavay, Vladimir V. Sinelnikov</b> .....	24
Factors in High-Speed Wireless Data Networking – New Ideas and a New Perspective <b>Daniel Foty</b> .....	29
Hierarchical Silicon Aware Test and Repair IP: Development and Integration Flow Reducing Time to Market for Systems on Chip <b>Samvel Shoukourian, Yervant Zorian</b> .....	39
The Pivotal Role of Performance Management in IC Design <b>Eyck Jentzsch</b> .....	41
<b>TEST METHODS AND TOOLS</b>	
Analysis of a Test Method for Delay Faults in NoC Interconnects <b>Tomas Bengtsson, Artur Jutman, Shashi Kumar, Raimund Ubar, Zebo Peng</b> .....	42
Unified Framework for Logic Diagnosis <b>A. Rousset, P. Girard, S. Pravossoudovitch, C. Landrault, A. Virazel</b> .....	47
Hierarchical Systems Testing based on Boundary Scan Technologies <b>Hahanov V., Yeliseev V., Hahanova A., Melnik D</b> .....	53
Testing the Hardware Implementation of a Distributed Clock Generation Algorithm for SoCs <b>A. Steininger, T. Handl, G. Fuchs, F. Zangerl</b> .....	59
Extended Boundary Scan Test Using Hybrid Test Vectors <b>Jan Heiber</b> .....	65
A March Test for Full Diagnosis of All Simple Static Faults in Random Access Memories <b>G. Harutunyan, Valery A. Vardanian</b> .....	68
Efficient Implementation of Physical Addressing for Testing and Diagnosis of Embedded SRAMs for Fault Coverage Improvement <b>K. Aleksanyan, Valery A. Vardanian</b> .....	72
High Level Models Based Functional Testing of Pipelined Processors <b>Victor Belkin, Sergey Sharshunov</b> .....	76

On Complexity of Checking of Cryptosystems <b>Volodymyr G. Skobelev</b> .....	82
Distributed Fault Simulation and Genetic Test Generation of Digital Circuits <b>Skobtsov Y.A., El-Khatib A.I., Ivanov D.E</b> .....	89
Hierarchical Evolutionary Approach to Test Generation <b>Skobtsov V.Y. Skobtsov Y.A.</b> .....	95
<b>VERIFICATION</b>	
Incremental ABV for TLtoRTL Design Refinement <b>Nicola Bombieri, Franco Fummi, Graziano Pravadelli</b> .....	100
RTL Compiler Templates Verification: Approach to Automation <b>Lev Danielyan, Sergey Hakobyan</b> .....	108
Verification of Implementation of Parallel Automata (Symbolic Approach) <b>Andrei Karatkevich</b> .....	112
SystemCFL: An Infrastructure for a TLM Formal Verification Proposal (with an overview on a tool set for practical formal verification of SystemC descriptions) <b>K.L. Man, Andrea Fedeli, Michele Mercaldi, M.P. Schellekens</b> .....	116
System Level Methodology for Functional Verification SoC <b>Alexander Adamov, Sergey Zaychenko, Yaroslav Miroshnychenko, Olga Lukashenko</b> .....	122
Path Sensitization at Functional Verification of HDL-Models <b>Alexandr Shkil, Yevgeniya Syrevitch, Andrey Karasyov, Denis Cheglikov</b> .....	126
Dynamic Register Transfer Level Queues Model for High-Performance Evaluation of the Linear Temporal Constraints <b>Vladimir Hahanov, Oleg Zaharchenko, Sergiy Zaychenko</b> .....	132
The Automation of Formal Verification of RTL Compilers Output <b>Pavlush Margarian</b> .....	140
<b>LOGIC, SYSTEM AND PHYSICAL SYNTHESIS</b>	
Congestion-Driven Analytical Placement <b>Andrey Ayupov, Alexander Marchenko</b> .....	143
Estimation of Finite State Machine Realization Based on PLD <b>E. Lange, V. Chapenko, K. Boule</b> .....	149
Encoding of Collections of Fragment of Variables <b>Barkalov A.A., Ahmad Fuad Bader, Babakov R.M.</b> .....	153
An Algorithm of Circuit Clustering for Logic Synthesis <b>O. Venger, I. Afanasiev, Alexander Marchenko</b> .....	156
CMOS Standard Cell Area Optimization by Transistors Resizing <b>Vladimir Rozenfeld, Iouri Smirnov, Alexander Zhuravlev</b> .....	163
Optimization of Address Circuit of Compositional Microprogram Unit <b>Wisniewski R., Alexander A. Barkalov, Larysa A. Titarenko</b> .....	167

Optimization of Circuit of Control Unit with Code Sharing <b>Alexander Barkalov, Larysa Titarenko, Małgorzata Kołopieńczyk</b> .....	171
Routing a Multi-Terminal Nets with Multiple Hard Pins by Obstacle-Avoiding Group Steiner Tree Construction <b>J. D. Cho, A. I. Erzin, V. V. Zalyubovsky</b> .....	175
Optimization for Electro- and Acousto-Optical Interactions in Low-Symmetric Anisotropic Materials <b>Kajdan Mykola, Laba Hanna, Ostrovskij Igor, Demyanyshyn Nataliya, Andrushchak Anatolij, Mytsyk Bohdan</b> .....	179
Force-Position Control of the Electric Drive of the Manipulator <b>A.V. Zuev, V.F. Filaretov</b> .....	184
<b>FAULT TOLERANCE</b>	
K-out-of-n and K(m,n) Systems and their Models <b>Romankevych V., Potapova K., Hedayatollah Bakhtari</b> .....	189
Fault Tolerant Systems with FPGA-based Reconfiguration Devices <b>Vyacheslav S. Kharchenko, Julia M. Prokhorova</b> .....	190
Fault-Tolerant Infrastructure IP-cores for SoC: Basic Variants and Realizations <b>Ostroumov Sergii, Ushakov A. A., Vyacheslav S. Kharchenko</b> .....	194
Fault-tolerant PLD-based Systems on Partially Correct Automaton <b>Nataliya Yakymets, Vyacheslav Kharchenko</b> .....	198
FME(C)A-Technique of Computer Network Reliability and Criticality Analysis <b>Elyasi Komari Iraj, Anatolij Gorbenko</b> .....	202
<b>TEST GENERATION AND TESTABILITY</b>	
Scan Based Circuits with Low Power Consumption <b>Ondřej Novák, Zdeněk Pliva</b> .....	206
Memory Address Generation for Multiple Run March Tests with Different Average Hamming Distance <b>S.V. Yarmolik, V.N. Yarmolik</b> .....	212
Structural Method of Pseudorandom Fixed Weight Binary Pattern Sequences Generation <b>Romankevych A., Grol V., Fallahi Ali</b> .....	217
Test Pattern Generation for Bridge Faults Based on Continuous Approach <b>N. Kascheev, F. Podyablonsky</b> .....	222
Hierarchical Analysis of Testability for SoCs <b>Maryna Kaminska, Vladimir Hahanov, Elvira Kulak, Olesya Guz</b> .....	226
Embedded Remote Wired or Wireless Communication to Boundary-Scan Architectures <b>Mick Austin, Ilkka Reis, Anthony Sparks</b> .....	231
Economics Modeling the DFT of Mixed-Signal Circuits <b>Sergey G. Mosin</b> .....	236
<b>CAD TOOLS AND DEVICES</b>	
Optimal Electronic Circuits and Microsystems Designer <b>A.I. Petrenko</b> .....	239

Computer Aided Design Support of FSM Multiplicative Decomposition <b>Alexander Sudnitson, Sergei Devadze</b> .....	241
Complex Process Engineering of Projection of Electronic Devices by Means of Automized System SATURN <b>D.V. Bagayev, A.C. Firuman</b> .....	247
Hand-Held Mobile Data Collecting Terminal <b>Armen Saatchyan, Oleg Chuvilo, Chaitanya Mehandru</b> .....	252
Logic and Fault Simulation Based on Multi-Core Processors <b>Volodymyr Obrizan, Valeriy Shipunov, Andiry Gavryushenko, Oleg Kashpur</b> .....	255
HES-MV – A Method for Hardware Embedded Simulation <b>Vladimir Hahanov, Anastasia Krasovskaya, Maryna Boichuk, Oleksandr Gorobets</b> .....	257
Hierarchical Approach for Functional Verification of HW/SW System on Chip (SoC) <b>Oleksandr Yegorov, Podkolzin N., Yegor Denisov, Andrey Yazik</b> .....	264
Output Buffer Reconfiguration in Case of Non Uniform Traffic <b>Vyacheslav Evgrafov</b> .....	267
<b>DESIGN METHODS AND MODELING</b>	
Time-Sensitive Control-Flow Checking Monitoring for Multitask SoCs <b>Fabian Vargas, Leonardo Picolli, Antonio A. de Alecrim Jr., Marlon Moraes, Márcio Gama</b> .....	272
Development and Application of FSM-Models in Active-HDL Environment for Network Protocols Testing <b>Anna.V. Babich, Oleksandr Parfentiy, Eugene Kamenuka, Karina Mostovaya</b> .....	279
How to Emulate Network-on-Chip? <b>Peeter Ellervee, Gert Jervan</b> .....	282
Multistage Regular Structure of Binary Counter of ones Arbitrary Modulo <b>Saposhnikov V. V., Saposhnikov VL. V., Urganskov D. I.</b> .....	287
An Enhanced Analogue Current-Mode Structure of WP Control Circuit of Neural Networks <b>Hossein Aghababa, Leyla S.Ghazanfari, Behjat Forouzandeh</b> .....	291
One-Parameter Dynamic Programming Algorithm for Optimal Wire Selection Under Elmore Delay Model <b>A.I. Erzin, V.V. Zalyubovsky</b> .....	296
Analytical Model of Clock Skew in Buffered H-Trees <b>Dominik Kasprowicz</b> .....	301
High-Level Facilities for Modeling Wireless Sensor Networks <b>Anatoliy Doroshenko, Ruslan Shevchenko, Konstantin Zhreb</b> .....	305
Class E Power Amplifier for Bluetooth Applications <b>Olga Antonova, George Angelov, Valentin Draganov</b> .....	311
An Automation Method for Gate-Count Characterization of RTL Compilers <b>Arik Ter-Galstyan</b> .....	313
Algorithmic Method of The Tests Forming for Models Verification of Microcircuits Memory <b>M.K. Almaid, V.A. Andrienko, V.G. Ryabtsev</b> .....	317

SUM IP Core Generator – Means for Verification of Models–Formulas for Series Summation in RKHS <b>Vladimir Hahanov, Svetlana Chumachenko, Olga Skvortsova, Olga Melnikova</b> .....	322
Design of Wavelet Filter Bank for JPEG 2000 Standard <b>Hahanova I.V., Hahanov V.I., Fomina E., Bykova V., Sorudeykin K.</b> .....	327
Design of Effective Digital Filters in FPGA <b>Pavel V. Plotnikov</b> .....	332
<b>POSTER SESSION</b>	
Applications of Combinatorial Cyclic Codes for Images Scan and Recognition <b>Vladimir Valkovskii, Dmitry Zerbino, Oleg Riznyk</b> .....	335
Architecture of Internet Access to Distributed Logic Simulation System <b>Ladyzhensky Y.V., Popoff Y.V.</b> .....	339
Computer System Efficient Diagnostics with the Usage of Real-Time Expert Systems <b>Gennady Krivoulya, Alexey Lipchansky, Olga Korobko</b> .....	344
DASPUD: a Configurable Measurement Device <b>Nikolay P. Molkov, Maxim A. Sokolov, Alexey L. Umnov, Dmitry V. Ragozin</b> .....	348
Design Methods of Self-Testing Checker for Arbitrary Number of Code Words of (m,n) Code <b>Yu. B. Burkatovskaya, N.B. Butorina, A. Yu. Matrosova</b> .....	355
Dynamic Heat and Mass Transfer in Saline Water due to Natural Convection Flow over a Vertical Flat Plate <b>Rebhi A. Damseh</b> .....	361
Effect of Driving Forces On Cylindrical Viscoelastic Fluid Flow Problems <b>A. F. Khadrawi, Salwa Mrayyan, Sameh Abu-Dalo</b> .....	366
Evolutional Methods for Reduction of Diagnostic Information <b>D. Speranskiy</b> .....	371
Evolutionary Algorithms Design: State of the Art and Future Perspectives <b>Yuri R. Tsoy</b> .....	375
Functional properties of faults on fault-secure FSM design with observing only FSM outputs <b>S. Ostanin</b> .....	380
Hardware Methods to Increase Efficiency of Algorithms for Distributed Logic Simulation <b>Ladyzhensky Y.V., Teslenko G.A.</b> .....	385
Information Embedding and Watermarking for Multimedia and Communication <b>Aleksandr V. Shishkin</b> .....	386
Low Contrast Images Edge Detector <b>I.V. Ruban, K.S. Smelyakov, A.S. Smelyakova, A.I. Tymochko</b> .....	390
Minimization of Communication Wires in FSM Composition <b>S.V. Zharikova, N.V. Yevtushenko</b> .....	397
Neuro-Fuzzy Unit for Real-Time Signal Processing <b>Ye. Bodyanskiy, S. Popov</b> .....	403

On Decomposition of Petri Net by Means of Coloring <b>Wegrzyn Agnieszka</b> .....	407
Single-Argument Family of Continuous Effectively Computed Wavelet Transforms <b>Oleg E. Plyatsek, Majed Omar Al-Dwairi</b> .....	414
Synthesis Methods of Finite State Machines Implemented in Package ZUBR <b>Valery Salauyou, Adam Klimowicz, Tomasz Grzes, Teodora Dimitrova-Grekow, Irena Bulatowa</b> . 420	
Synthesis of Logic Circuits on Basis of Bit Transformations <b>Yuri Plushch, Alexander Chemeris, Svetlana Reznikova</b> .....	423
System of K-Value Simulation for Research Switching Processes in Digital Devices <b>Dmitrienko V.D., Gladkikh T.V., Leonov S.Yu</b> .....	428
Test Points Placement Method for Digital Devices Based on Genetic Algorithm <b>Klimov A.V., Speranskiy D.V.</b> .....	436
The Approach to Automation of Designing Knowledge Base in the Device-Making Industry <b>O.V. Bisikalo</b> .....	440
The Optimal Nonlinear Filtering of Discrete-Continuous Markovian Processes in Conditions of Aposteriori Uncertainty <b>Victor V. Pantelev</b> .....	443
The Realization of Modified Artificial Neural Network for Information Processing with the Selection of Essential Connections by the Program Meganeuro <b>E.A. Engel</b> .....	450
Web-system Interface Prototype Designing <b>Globa L.S., Chekmez A. V., Kot T. N.</b> .....	453
A Bio-Inspired Method for Embedded System Scheduling Problems <b>Abbas Haddadi, Saeed Safari, Behjat Forouzandeh</b> .....	456
Iterative Array Multiplier with On-Line Repair of Its Functions <b>Drozd A., Lobachev M., Reza Kolahi, Drozd J.</b> .....	461
Mathematical Modeling and Investigation of a Main SDH-Network Structural Reliability <b>M.M. Klymash, I.M. Dronyuk, R.A. Burachok</b> .....	464
Experimental Investigation of Two Phase Flow Pressure Drop and Contraction on Tee Junction <b>Shannak Benbella, Al-Qudah Kalid, Al-Salaymeh Ahmed, Hammad Mahmoud, Alhusein Mahmoud</b> . 467	
Application of Adaptive and New Planning Methods to Solve Computer-Aided Manufacturing Problems <b>Nevludov I.Sh., Litvinova E.I., Evseev V.V., Ponomarjova A.V.</b> .....	472
Petri Net Decomposition Algorithm based on Finding Deadlocks and Traps <b>Agnieszka Wegrzyn, Marek Wegrzyn</b> .....	477
Testing for Realistic Spot Defects in CMOS Technology: a Unified View <b>Michel Renovell</b> .....	482
<b>AUTHORS INDEX</b> .....	483

# Logic and Fault Simulation Based on Shared-Memory Processors

Volodymyr Obrizan, Valeriy Shipunov, Andiry Gavryushenko, Oleg Kashpur  
Design Automation Department  
Kharkiv National University of Radio Electronics, Kharkiv, Ukraine  
obrizan@kture.kharkov.ua

## Abstract

*Existing software in Electronic Design Automation shows lack of dual-core processors support. As a result, we see bad processing resources utilization. This work-in-progress is devoted to exploration of existing approaches to parallel logic and fault simulation on dual-core workstations.*

## 1. Introduction

The scale of modern digital system-on-chips continuously increases the complexity of testing during design and manufacturing. It makes the problem of fault simulation and automatic test pattern generation more and more relevant. The performance of fault and fault-free simulation software and the speed of workstations grow noticeably slower, than the structural and functional complexity of digital systems, or the verification cost.

In the era of embedded systems, it is easy to create complex devices using system-level approach, but at the same time it is hard to simulate, verify and test such devices. Previously, engineers used high-performance workstations to reduce simulation run time. But nowadays, microprocessors frequencies stop rising, and to solve performance problems, computers enter an era of a multi-core processing. Multiprocessors came to home and office desktops, not only to supercomputer centers. Thus, GHzs don't determine the performance of the workstation anymore. Also it's well known, that single-threaded application or serial algorithm (even best optimized for serial processing) shows no expected acceleration on multi-processor systems. In the present days, each application must be designed to gain maximum performance of multi-core architectures. This statement is a baseline of the proposed research.

*The goal of research* – reduce simulation run-time using efficient shared-memory processing.

*Research tasks:* 1) analyze existing algorithms and software products on the subject of serial and parallel data processing; 2) develop parallel algorithms for efficient shared memory utilization; 3) develop software implementation and conduct verification and testing.

## 2. Motivation

### 2.1 Forecasts and plans

In two years, Intel platforms – performance clients (desktops and mobile) and servers – will be mainly based on multi-core capability. The first processors are dual-core; a typical 2-way server with dual-core processors will support eight threads in Q1 2006. By the end of this decade, Intel expects to offer 32 threads running on an enterprise server platform (see fig. 1).

In fact, Intel is already working on a multi-core architecture that could eventually feature hundreds of execution cores in a single processor [1].




Figure 1. Intel plans on multi-core processors

### 2.2 Existing software

Let's see – does existing software ready for such changes?



We used Aldec Active-HDL 7.1 logic verification software to check simulation performance on single – core and dual-core workstations. In the first case we have seen 100% processor load (using Windows Task Manager). It means effective resource utilization. In the second case, we have seen only 50% of used computational resources and allocation of only one thread for logic simulation tasks.

Thus, the traditional logic simulation tool doesn't support dual-core workstation, and as a result – ineffective computational resources utilization.

### 3. Parallelism exploration

What is a solution for mentioned problem?

Effective utilization of multi-core processors supposes using of parallel algorithms in software. First of all, software architect need to decide: which part of algorithm should be parallelized?

There are several approaches to parallelize simulation tasks. Among them:

- process separate subcircuits in parallel;
- test sequences; different test vectors and test will be simulated in parallel;
- simulation events; scheduling and activations tasks on simulation cycles are good candidates to run in parallel;
- fault lists is a good subject for parallelization in fault simulation algorithms.

### 4. Practical results

Practical results were obtained using Sigetest logic and fault simulation tool [2] developed in Design

Automation Department of Kharkiv National University of Radio Electronics. Its serial version was rapidly parallelized using OpenMP® library and Intel® Threading Tools.

We use third approach to parallelization – simulation events. Acceleration of simulation on dual-core workstation is about 30%. A lot of time is spent on serial scheduling and test vector applying.

Also, we noticed that software can be easily parallelized with low efforts using OpenMP library. But it can not be used in micro-optimization (folded loop and cycles), because a lot of computation time is spent on thread's creation, destroying and synchronization.

### 5. Future work

Our further steps will be: investigation on the related approaches to parallelization; comparing them with each other.

Also it is very interesting to apply multi-threaded technologies to different electronic design automation algorithms: test generation, synthesis, and optimization.

### 6. References

- [1] Intel® Software Insight. Multi-core Capability. July 2005.
- [2] V.I.Hahanov, I.V.Hahanova, S.U.Khan, V.I.Obrizan. "Topological Fault Simulation Method" in *Proceedings of the 11th International Conference Mixed Design of Integrated Circuits and Systems*, Szczecin, Poland, 24-26 June 2004. p.211-214.

## AUTHORS INDEX

- Adamov Alexander 122  
Afanasiev I. 156  
Aghababa Hossein 291  
Ahmad Fuad Bader 153  
Aleksanyan K. 72  
Alhusein Mahmoud 467  
Almaid M.K. 317  
Al-Qudah Kalid 467  
Al-Salaymeh Ahmed 467  
Andrienko V.A. 317  
Andrushchak Anatolij 179  
Angelov George 311  
Antonio A. de Alecrim Jr. 272  
Antonova Olga 311  
Austin Mick 231  
Ayupov Andrey 143
- Babakov R.M. 153  
Babich Anna 278  
Bagayev D.V. 247  
Barkalov A.A. 153, 167, 171  
Belkin Victor 76  
Bengtsson Tomas 42  
Benso A. 11  
Bisikalo O.V. 440  
Bodyanskiy Ye. 403  
Boichuk Maryna 257  
Bombieri Nicola 100  
Bosio A. 11  
Boule K. 149  
Bulatowa Irena 420  
Burachok R.A. 464  
Burkatovskaya Yu. B. 355  
Butorina N.B. 355  
Bykova V. 327
- Chaitanya Mehandru 252  
Chapenko V. 149  
Cheglikov Denis 126  
Chekmez A.V. 453  
Chemeris Alexander 423  
Cho J.D. 175  
Chumachenko S. 322  
Chuvilo Oleg 252
- Danielyan Lev 108  
Demyanyshyn N. 179  
Denisov Yegor 264  
Devadze Sergei 241  
Dimitrova-Grekow Teodora 420  
Dmitrienko V.D. 428  
Doroshenko Anatolij 305  
Draganov Valentin 311  
Dronyuk I.M. 464  
Drozd A. 461  
Drozd J. 461  
Eles P. 16
- El-Khatib A.I. 89  
Ellervee Peeter 282  
Elyasi Komari Iraj 202  
Engel E.A. 450  
Erzin A.I. 175, 296  
Evgrafov Vyacheslav 267  
Evseev V.V. 472  
Eyck Jentzsch 41
- Fallahi Ali 217  
Fedeli Andrea 116  
Filaretov V.F. 184  
Firuman A.C. 247  
Fomina E. 327  
Forouzandeh Behjat 291, 456  
Foty Daniel 29  
Fuchs G. 59  
Fummi Franco 100
- Gama Márcio 272  
Gavryushenko Andiry 255  
Ghazanfari Leyla S. 291  
Girard P. 47  
Gladkikh T.V. 428  
Globa L.S. 453  
Gorbenko Anatolij 202  
Gorobets O. 257  
Grol V. 217  
Grzes Tomasz 420  
Guz Olesya 226
- Haddadi Abbas 456  
Hahanov Vladimir 53, 132, 226, 257, 322, 327  
Hahanova A. 53  
Hahanova I.V. 327  
Hakobyan Sergey 108  
Hammad Mahmoud 467  
Handl T. 59  
Hanna Laba 179  
Harutunyan G. 68  
Hedayatollah Bakhtari 189  
Heiber Jan 59
- Ivanov Andre 22  
Ivanov D.E. 89  
Izosimov V. 16
- Jerraya Ahmed 23  
Jervan Gert 282  
Jutman Artur 42
- Kajdan Mykola 179  
Kamenuka Eugene 278  
Kaminska Maryna 226  
Karasyov Andrey 126  
Karatkevich Andrei 112  
Karavay Michail F. 24  
Kascheev N. 222  
Kashpur Oleg 255  
Kasprowicz Dominik 301  
Khadrawi A. F. 366  
Kharchenko V. 190, 194, 198  
Klimov A.V. 436  
Klimowicz Adam 420  
Klymash M.M. 464  
Kolopieńczyk Małgorzata 171  
Korobko Olga 344  
Kot T.N. 453  
Krasovskaya A. 257  
Krivoulya Gennady 344  
Kulak Elvira 226  
Kumar Shashi 42
- Ladyzhensky Y.V. 339, 385  
Landraut C. 47  
Lange E. 149  
Leonov S.Yu. 428  
Lipchansky Alexey 344  
Litvinova E.I. 472  
Lobachev M. 461  
Lukashenko Olga 122
- Majed Omar Al-Dwairi 414  
Man K.L. 116  
Marchenko A. 143, 156  
Margarian Pavlush 140  
Matrosova A.Yu. 355  
Melnik D. 53  
Melnikova Olga 322  
Mercaldi Michele 116  
Molkov Nikolay P. 348  
Moraes Marlon 272  
Mosin Sergey 236  
Mostovaya Karina 278  
Miroshnychenko Yaroslav 122  
Mytsyk Bohdan 179
- Novák Ondřej 206  
Nevludov I.Sh. 472
- Obrizan Volodymyr 255  
Ostanin S. 380  
Ostroumov Sergii 194  
Ostrovskij Igor 179
- Panteleev Victor V. 443  
Paolo Prinetto 11  
Parfentiy Oлександр 278  
Peng Zebo 16, 42  
Petrenko A.I. 239  
Picolli Leonardo 272  
Plotnikov Pavel V. 332  
Plushch Yuri 423  
Plyatsek Oleg E. 414  
Podkolzin N. 264  
Podyablonsky F. 222  
Ponomarjova A.V. 472  
Pop P. 16  
Popoff Y.V. 339  
Popov S. 403  
Potapova K. 189  
Pravadelli Graziano 100  
Pravossoudovitch S. 47  
Prokhorova Julia 190
- Ragozin Dmitry V. 348  
Rebhi A. Damseh 361  
Reis Ilkka 231  
Renovell Michel 482  
Reza Kolahi 461  
Reznikova Svetlana 423  
Riznyk Oleg 335  
Romankevych A. 217  
Romankevych V. 189  
Rousset A. 47  
Rozenfeld Vladimir 163  
Ruban I.V. 390  
Ryabtsev V.G. 317
- Saatchyan Armen 252  
Safari Saeed 456  
Salauyou Valery 420  
Salwa Mrayyan 366  
Sameh Abu-Dalo 366
- Saposhnikov V.V. 287  
Saposhnikov VL.V. 287  
Samvel Shoukourian 39  
Savino A. 11  
Schellekens M.P. 116  
Shannak Benbella 467  
Sharshunov Sergey 76  
Shevchenko Ruslan 305  
Shipunov Valeriy 255  
Shishkin Aleksandr V. 386  
Shkil Alexandr 126  
Sinelnikov V. 24  
Skobelev Volodymyr 82  
Skobtsov V.Y. 95  
Skobtsov Y.A. 89, 95  
Skvortsova Olga  
Smelyakov K.S. 390  
Smelyakova A.S. 390  
Smirnov Iouri 163  
Sokolov Maxim A. 348  
Sorudeykin Kirill 327  
Sparks Anthony 231  
Speranskiy D. 371, 436  
Steininger A. 59  
Sudnitson Alexander 241  
Syrevitch Yevgeniya 126
- Ter-Galstyan Arik 313  
Teslenko G.A. 385  
Titarenko Larysa, 167, 171  
Tsoy Yuri R. 375  
Tymochko A.I. 390
- Ubar Raimund 42  
Umnov Alexey L. 348  
Urganskov D.I. 287  
Ushakov A.A. 194
- Valkovskii Vladimir 335  
Vardanian Valery 68, 72  
Vargas Fabian 272  
Venger O. 156  
Virazel A. 47
- Wegrzyn A. 407, 477  
Wegrzyn M. 477  
Wisniewski R. 167
- Yakymets Nataliya 198  
Yeliseev V. 53  
Yarmolik S.V. 212  
Yarmolik V.N. 212  
Yazik Andrey 264  
Yegorov Oлександр 264  
Yeliseev V. 53  
Yevtushenko N.V. 397
- Zaharchenko Oleg 132  
Zalyubovskiy V.V. 175, 296  
Zangerl F. 59  
Zaychenko S. 122, 132  
Zdeněk Plíva 206  
Zerbino Dmitry 335  
Zharikova S.V. 397  
Zhereb Konstantin 305  
Zhuravlev Alexander 163  
Zorian Yervant 22, 39  
Zuev A.V. 184