

MINISTRY OF EDUCATION AND SCIENCE OF UKRAINE
KHARKOV NATIONAL UNIVERSITY OF RADIOELECTRONICS

ISBN 966-659-113-8

Proceedings of IEEE East-West Design & Test Workshop (EWDTW'05)

Copyright © 2005 by The Institute of Electrical and
Electronics Engineers, Inc.



Odessa, Ukraine, September 15 – 19, 2005

CONTENTS

M. Renovell. Modelisation and Detection of Realistic Defects in CMOS Technology (Abstract).....	8
Kaushik Roy. Leakage Power Analysis and Reduction for Nano-Scale Circuits.....	9
Yervant Zorian. Design for Yield and Reliability (Abstract).....	14
Steve Burns. Research at Intel's Strategic CAD Labs (Abstract).....	14
Marina Brik, Elena Fomina, Raimund Ubar, A Proposal for Optimisation of Low-Powered FSM Testing.....	15
Elena Fomina, Marina Brik, Roman Vasilyev, Alexander Sudnitson. A New Approach to State Encoding of Low Power FSM.....	21
Nerijus Bagdanavičius, Pranciškus Balaišis, Danielius Eidukas, Andrius Žickis. Investigation of Integrated Systems Network Efficiency.....	27
Speranskiy D.V., Ukolova E.V. Test Synthesis for Linear Automata with Genetic Algorithms Application.....	33
Fedeli, U. Rossi, F. Fummi, G. Pravadelli. SYMBAD: Formal Verification in System Level-based Design	36
A.Yu. Matrosova, E.S. Loukovnikova. Test Patterns Generation For Single and Multiple Stuck-At Faults at the CLB Poles of a Combinational Circuit.....	42
P. Tervydis, D. Eidukas, P. Balaisis. Statistical Modeling of Information Transmission over Electronic Networks.....	48
Mirosław Forczek, Sergiy Zaychenko. Assertions based verification for SystemC.....	54
Drozdz A., Lobachev M., Reza Kolahi. Effectiveness of On-Line Testing Methods in Approximate Data Processing.....	62
Andrei Karatkevich. Verification of Implementaion of Parallel Automata (Testing Approach).....	66
Adamski M., Barkalov A., Bukowiec A. Structures of Mealy FSM Logic Circuits under Implementation of Verticalized Flow-Chart.....	70
Barkalov A.A., Titarenko L., Wisniewski R. Optimization of the Amount of Lut-Elements in Compositional Microprogram Control Unit with Mutual Memory.....	75
Alexander Barkalov, Remigiusz Wisniewski. Implementation of Compositional Microprogram Control Unit On FPGAs.....	80
A.A. Barkalov, A.A. Krasichkov, I.J. Zelenyova. Synthesis of Finite State Machines With Object's Codes Transformation.....	84
Romankevich A., Romankevich V., Kononova A., Rabah Al Shboul. GL-models of K(2,N) FTMpS.....	88
N. Kascheev, V. Beloborodov, Y. Bazhanov. Efficient Test Generation using Continuous Extensions of Boolean Functions.....	92
B. Sokol, V. N. Yarmolik. Memory Faults Detection Techniques with use of Degrees of Freedom in March Tests	96
Saposhnikov V.V., Saposhnikov VI.V., Urganskov D.I. Composite Structure Of Binary Counter of Ones Arbitrary Modulo.....	102
Puczko M, Yarmolik V.N. Power Conscious Testing Issues In BIST.....	107
Rustinov V.A., Saatchyan A.G. Approach for Teaching of IP-Cores Design: An Example of AES Cryptoprocessor.....	111
IEEE EWDTW, Odessa, September 15-19, 2005	5

Ryabtsev V.G., Andrienko V.A., Kolpakov I.A. A Lot Of The Versions For Diagnosing Microcircuits Memory Devices Of Critical Computer Control Systems.....	115
Ladyzhensky Y.V., Popoff Y.V. Software System For Distributed Event-Driven Logic Simulation.....	119
A.E. Yankovskaya, Y.R. Tsoy. Optimization Of A Set Of Tests Selection Satisfying The Criteria Prescribed Using Compensatory Genetic Algorithm.....	123
Andrey U. Eltsov, Dmitry V. Ragozin. 3D pipeline workload for convergent DSP-CIL Processor.....	127
Dmitry V. Ragozin, Maxim O. Shuralev, Maxim A. Sokolov, Dmitry K. Mordivinov. DSP Core for Hardware Based CIL Machine.....	131
Zaychenko A.N., Krotenko A.G., Pavelko A.V. The Viterbi Algorithm Modification.....	137
Asadov Hikmat Hamid. Principle Of Implicit Dimension Lowering For Optimization of Information Systems. Application for Information Location Systems.....	141
Valérie-Anne Nicolas, Bertrand Gilles, Laurent Lemarchand, Lionel Marcé, Bruno Castel. A Maintenance-Oriented Board Testing Approach.....	143
Petrenko A., Vetrova M., Yevtushenko N. Adaptive Test Generation for Nondeterministic Networks.....	148
Yelisseyev V.V., Largin V.A. Program-Technical System (PTS) Diagnosis on The Basis of Microprocessor Monitoring And Control Subsystem.....	152
Pavlo Tymoshchuk, Mykhaylo Lobur. Optimization of WTA Neural Network by Genetic Algorithms.....	156
Gladkikh T.V., Leonov S. Yu. Models of Computer's Elements in CAD Based on the K-Value Differential Calculus.....	160
A.V. Kolomeets, M.L. Gromov, S.V. Zharikova, D.D. Popov. Digital Controller for Multiphase Inverters.....	165
Sharshunov S.G., Belkin V.V., Rudnitskaya V.P. Detecting Malfunctions of Current Processor Control Hardware.....	169
Michail F. Karavay. Fault-Tolerant Design For Hamiltonian Target Graphs.....	175
Scobtsov Y.A., Ermolenko M.L. The Test-Programs Generation of Microprocessor Systems on the Basis of Genetic Programming.....	181
Yu.Yu. Zavizistup, A.A. Kovalenko, S.A. Partyka, A.V. Babich. TCP VEGAS against TCP RENO: Throughput Comparison And Simulation Results.....	186
A.V. Babich, O.B. Skvortsova, A.A. Krasovskaya, A.A. Kovalenko. Method of Implicit Defects and Bottlenecks Location Based on Active Experiment Planning.....	189
Gennadiy Kryvulya, Yevgeniya Syrevitch, Andrey Karasyov, Denis Cheglikov. Test Generation for VHDL Descriptions Verification.....	191
O. Gavrilenko, A. Kulik, O. Luchenko. The Adaptive Approach to Active Fault Tolerance Maintenance of Automatic Control Systems.....	195
Gorbachov V.A., Adamenko N.N. The Two-Level Method of Describing Semantic Database Model.....	201
V.A. Gorbachov, J.S. Leshchenko. Deadlock problem in distributed information systems, possible ways of improvement of its searching and resolving.....	203

Ami Gorodetsky. Contactless Mixed-Signal In-Circuit Testing.....	207
Yakymets Nataliya, Kharchenko Vyacheslav, Ushakov Andrey. Projects diversification of fault-tolerant digital systems with programmed logic using genetic algorithms.....	208
V.S. Kharchenko, I.V. Lysenko, V.V. Sklyar, O.D. Herasimenko. Safety and reliability assessment and choice of the redundant structures of control safety systems.....	212
V. Kharchenko, O. Tarasyuk, A. Gorbenko, N. Khilchenko. A Metric-Probabilistic Assessment of Software Reliability: Method, Tool and Application.....	219
Ushakov A.A., Kharchenko V.S., Golovir V.A. Self-repairing FPGA-systems using multi-parametrical adaptation to cluster faults.....	225
A. Čitavičius, M. Knyva. Investigation of Measuring Device Software Functionality.....	231
K.S. Smelyakov, I.V. Ruban, S.V. Smelyakov, A.I. Tymochko. Segmentation of Small-sized Irregular Images.....	235
Dmitriy Elchaninov, Sergey Matorin. A perspective approach to structural design automation.....	242
Vyacheslav Evgrafov. Throughput Evaluation of MIN in Case of Hot Spot Traffic With Arbitrary Number of Hot Spots.....	246
Belous Natalie, Kobzar Gleb, Evseev Alexander. Contour based technique for person recognition by hand geometry identifier.....	251
Irina Hahanova, Volodymyr Obrizan, Wade Ghribi, Vladimir Yeliseev, Hassan Ktiaman, Olesya Guz. Hierarchical hybrid approach to complex digital systems testing.....	254
Stanley Hyduke, Eugene Kamenuka, Irina Pobezhenko, Olga Melnikova. Emulation Processor Network for Gate-Level Digital Systems.....	257
Vladimir Hahanov, Oleksandr Yegorov, Sergiy Zaychenko, Alexander Parfeniy, Maryna Kaminska, Anna Kiyaschenko. Assertions-based mechanism for the functional verification of the digital designs.....	261
Karina Mostovaya, Oleksandr Yegorov, Le Viet Huy. Software Test Strategies.....	266
Sergey G. Mosin. Design-for-Testability of Analog and Mixed-Signal Electronic Circuits (Abstract).....	268
Sergey G. Mosin. Extraction of Essential Characteristics of Analog Circuits' Output Responses Required for Signature Analysis.....	269
Olga Melnikova, Dmitriy Melnik, Yaroslav Miroschnyenko. IP core and testbench generator for CORDIC algorithm.....	271
Shabanov-Kushnarenko Yu., Klimushev V., Lukashenko O., Nabatova S., Obrizan V., Protsay N. Brainlike Computing.....	274
Eugene Kovalyov, Olga Skvortsova, Alexandr Babaev, Yaroslav Miroschnyenko, Konstantin Kolesnikov. ASFTEST – Testbench generator for Extended Finite State Machines.....	280
Eugene Kovalyov, Evgeniya Syrevitch, Elvira Kulak, Evgeniya Grankova. High level FSM design transformation using state splitting.....	282
A. Chatterjee. Conformal Built-in Test and Self-calibration/Tuning of RF/MULTI-GHz circuits (Abstract).....	284
Chumachenko S.V., Chugurov I.N., Chugurova V.V. Verification And Testing RKHS Series Summation Method For Modelling Radio-Electronic Devices.....	285

HIERARCHICAL HYBRID APPROACH TO COMPLEX DIGITAL SYSTEMS TESTING

Irina Hahanova, Volodymyr Obrizan, Wade Ghribi,
Vladimir Yeliseev, Hassan Ktiaman, Olesya Guz

Kharkov National University of Radioelectronics,
Design Automation Department,

Ukraine, 61166, Kharkov, Lenin Ave., 14, tel. (057)-70-21-326, e-mail: obrizan@kture.kharkov.ua

Abstract. This paper offers approach to complex digital system testing based on hierarchy scaling during diagnosis experiment. Several models of testing are proposed. Main principles of testing system organization are given. Such approach allows significant reducing overall system testing and verification time.

Keywords: Testability, testing, diagnosis, standards, program-technical complex.

1. Introduction

Complex digital devices nowadays are considered as objects with several levels of hierarchy. At the low level system consists of modern integrated circuits (IC) like PLD and ASIC, which implement SoCs (System-on-Chip), NoCs (Network-on-Chip), memories, processors [1-4]. The second level is formed by digital devices assembled as a single system on a board, where low level ICs represent the elements. The third level consists of boards, which united to conception of system on a crate. Typical representative of such system is personal computer IBM PC. The fourth level unifies sets of crates or boxes into complex control system of manufacturing processes or critical technologies (aviation, airspace, nuclear-power engineering, meteorology, defense, ecology) [5]. The fifth level may be considered as geographically distributed system (Internet). Further in this report, it's considered hierarchies from the first to the fourth levels with the purpose to create models and methods of its testing with prior defined diagnosis depth.

The *purpose* of research – testing and diagnosis time reducing of complex digital systems, based on general model of organization and execution of diagnostic experiment, including conditional and unconditional algorithms of defect finding using testability standards.

Object of research – digital system, represented as several hierarchy levels, designed using testability standards. Specifically, it's considered program-technical complex F , as object of testing, can be represented as quadruple $F = \langle C, B, P, M \rangle$, where $C = \{c_1, c_2, \dots, c_n\}$ – finite nonempty set of crates in system, $B = \{b_1, b_2, \dots, b_m\}$ – set of boards in crate, $P = \{p_1, p_2, \dots, p_k\}$ – packages on board, $M = \{m_1, m_2, \dots, m_l\}$ – set of IP modules in IC.

Essential equation of diagnosis for concerned object of research can be written in the following

way:

$$D = R \wedge L = (R_m \oplus R_r) \wedge L = [(T \oplus F) \oplus (T \oplus F_r)] \wedge L$$

where parameters $D, L, R, R_m, R_r, T, F, F_r$ – are respectively: set of detected faults in system; fault coverage; binary vector of experimental validation (VEV), equal to number of observed outputs; reference vector of output states; vector of experimental validation of output states; test; reference device model; real device.

2. Ad hoc technologies of digital system testing

Three parameters: manufacturing yield ratio, design time-to-market and operational reliability are deciding during efficiency analysis of available testing tools. Naturally, revolutionary transformations in micro- and nano-technologies of chip manufacturing and its use for SoC and NoC creation set up new challenges in testing and diagnosis of complex digital systems and networks [6,7]. Solving one of the mentioned problems is concerned with reducing number of faulty products DL depending on test quality T :

$DL = 1 - Y^{(1-T)}$. If test covers 100% defects then yield ration will be maximal or faulty production will not be shipped to the customers. As regards the time-to-market, here one of the essential criteria is test quality too, which impacts the verification and testing time. Also fault coverage test quality is deciding for ensuring the reliability of operating device, as long as untimely appearing defect diagnosis can lead to disastrous effects. To address mentioned problems leading corporations use experience of design for testability, generalized into IEEE standards [8-11]: IEEE 1149.1-2001 Standard Test Access Port and Boundary-Scan Architecture; IEEE Std 1149.4-1999 Standard for a Mixed-Signal Test Bus; IEEE Std 1149.6-2003, Standard for Boundary-Scan Testing of Advanced Digital Networks; IEEE 1500-2005, Standard Testability Method for Embedded Core-based Integrated Circuits.

In an effort to minimize IP-cores testing time it's offered [12] important extension to IEEE Boundary Scan standard [8]. Its main idea as the following: each IP-core has its own BIST, which generates pseudorandom test sequence. All IP-cores are tested in parallel. Test schedule may introduce idle periods, due to the test conflicts between the deterministic tests of different cores. It is used AMBA bus for test distribution. Thus it's offered solution, based on hybrid BIST architecture, where

test consists of pseudorandom test sequences, which are generated in on-line mode, and deterministic test pattern, which is generated in off-line mode and stored in system memory. Authors offer methodology for finding the optimal (in the view of time cost) combination of pseudorandom and deterministic tests for whole system, consisting of multicores. Further it's offered specialized testing technologies for complex digital systems, which advance hybrid methodology [13], combines mentioned standards and heuristics.

Testing system (fig. 1) utilizes bus for test sequences transportation from test processor to unit-under-test and its responses backwards.




Fig. 1. Bus architecture for digital system testing

Such architecture with using decoder allows testing of several IP-cores or ICs, as well as ARM processor itself. Preparation for diagnostic experiment lies in prior tests and patterns generation for all modules in digital system. Diagnostic library (tests, responses and defect location algorithms) is stored in test processor. During execution of test procedures ARM processor gives control to the test processor with interruption of main functions of digital system. Advantages of such system consist in ease of configuration, ability of diagnosis with IC resolution and high performance, defined by clock frequency and bus width:

$$\varphi = \frac{k_t \times n_t}{f \times r}, \quad (1)$$

where k_t, n_t, f, r – number of rows and columns (dimension) of test, clock frequency and data transfer bus width respectively.

Disadvantage of given architecture consists in impossibility of defect location and identification inside the IC.

To remove this disadvantage, it's offered structure (fig. 2) that combines advantages of data transfer bus organization between IP-cores with high diagnosis resolution, as in IEEE 1149 standard. Payment for diagnosis quality is significant slowing down of testing experiment; its duration is defined as:

$$\varphi = \frac{k_t \times n_t}{f \times r \times L_{bsr}}, \quad (2)$$

where L_{bsr} – length of boundary scan chain of IP-core under test. It's necessary to underline that such approach is oriented on functional testing of system components, and it doesn't consider interconnections between IP-cores.




Fig. 2. Bus architecture and Boundary Scan standard
The next architecture (fig. 3) combines advantages of bus organization, Boundary Scan standard and BIST tools. It gives significant reducing of test experiment execution time for high defect diagnosis resolution within single system component:

$$\varphi = \frac{\eta(k_t \times n_t)}{f \times r \times L_{bsr}}, \quad (4)$$




Fig. 3. Bus architecture, BIST and Boundary Scan standard

where η – coefficient, which taking into account the part of deterministic test in whole test sequence length (plus pseudorandom sequences) for IP-core testing.

Naturally, it's necessary to perform N such experiments for verification of all digital system components in an effort to diagnose.

General structure of testing process of complex hierarchical digital system in an effort to check operability, locate and identify defects is shown at fig. 4.




Fig. 4. Structure of complex digital system testing process (D+ – user is satisfied with diagnosis resolution)

Principles of testing system organization: 1) use the most appropriate IEEE standards [8-11] for verification of components on the current level of hierarchy; 2) determine given diagnosis resolution automatically, without using of conditional defect location algorithms; 3) only single component may be faulty; 4) testing procedure after repair begins from the top level to low level of hierarchy – descending diagnosis; 5) testing procedure may begin from any level of hierarchy and may finish on the desired level by engineer.

Test processor regulates feeding of input sequences in necessary format with defined properties for specific components of considered level of hierarchy $\{C, B, P, M\} \in F$. Each component has its own standard of test description for checking and diagnosis of custom defects. Testing supports automatic mode of defects location with the required diagnosis resolution – up to gate level or piece of source code. On user request, process can be finished on reaching required diagnosis resolution with further repairing and returning to the top level of diagnosis experiment.

3. Conclusions

During current research international IEEE standards are considered, which are suitable for testing and diagnosis of program-technical complexes and broad range of electronic systems: starting with components inside IC, up to complex systems, con-

sisting of boards and crates. Considered IEEE standards 1149.1, 1149.4, 1149.6 and 1500 offer wide ability for testing of: functional components, interconnections, systems on board, systems on crate. Units under test are the following components: analog, digital, mixed, as well as discrete elements, printed circuit boards, consisting of mentioned components. Unit-hierarchical testing and diagnosis method is considered, which lies in offering of complex system in the form of hierarchy of simpler units. Thus, Boundary Scan technologies allow designers to meet the modern requirements and tendencies during design, verification, debug, manufacturing, testing, embedded software design and operation of different systems. Compliance of final software or hardware product to the international IEEE standards – is a guarantee of successful distribution on the world market. Scientific novelty of obtained results lies in using of ad hoc technologies, combining existing testability standards with specialized schematic solutions, which allow reducing in several times testing and diagnosis temporal expenses of complex digital systems. Practical significance consists in application of offered diagnosis process model to complex hierarchical digital systems design, which control critical technologies.

References:

1. Grant Martin. The Reuse of Complex Architectures. IEEE Design and Test of Computers. November-December 2002. P. 4-6.
2. Rajesh K. Gupta and Yervant Zorian. Introducing Core-Based System Design. IEEE Design & Test of Computers. November-December 1997. P. 15-25.
3. Yervant Zorian. What is Infrastructure IP? IEEE Design & Test of Computers. May-June 2002. P. 5-7.
4. L. Benini and G. D. Micheli. Networks on chips: A new soc paradigm. IEEE Computer. Vol. 35. No. 1. 2002. P. 70-78.
5. Yeliseev V.V., Largin V.A., Pivovarov G.Yu. Program-technical complexes ASU TP. K.: IPC "Kiev University". 2003. P.429.
6. Yervant Zorian. Advances in Infrastructure IP. IEEE Design & Test of Computers. May-June 2003. P. 49-56.
7. Yervant Zorian. Test Requirements for Embedded Core-Based Systems and IEEE P1500. In Proceedings IEEE International Test Conference (ITC). Washington, DC. November 1997. IEEE Computer Society Press. P. 191-199.
8. IEEE Std 1149.1-2001. Standard Test Access Port and Boundary-Scan Architecture. New York. 2001. 208 p.
9. IEEE Std 1149.4-1999. IEEE Standard for a Mixed-Signal Test Bus. New York., 2000. 84 p.
10. IEEE Std 1149.6-2003. Standard for Boundary-Scan Testing of Advanced Digital Networks. New York. 2003. 139 p.
11. IEEE P1500/D11. January 2005. Draft Standard Testability Method for Embedded Core-based Integrated Circuits. New York. 2005. 138 p.
12. Gert Jervan, Petru Eles, Zebo Peng, Raimund Ubar, Maksim Jenihhin. Test Time Minimization for Hybrid BIST of Core-Based Systems. Proceedings of the 12th Asian Test Symposium (ATS'03). P.318-323.
13. C. A. Papachristou, F. Martin, and M. Nourani. Micro-processor based testing for core-based system on chip. In Proceedings of the 36th ACM/IEEE conference on Design automation conference. ACM Press. 1999. 586-591 p.

Camera-ready was prepared in Kharkov National University of Radio Electronics
by Dr. Svetlana Chumachenko and Volodymyr Obrizan
Lenin ave, 14, KNURE, Kharkov, 61166, Ukraine

Approved for publication: 05.09.2005. Format 60×841/8.
Relative printer's sheets: 33,4. Order: without cash transfer. Circulation: 100 copies.

Published by SPD FL Stepanov V.V.
Ukraine, 61168, Kharkov, Ak. Pavlova st., 311