

MINISTRY OF EDUCATION AND SCIENCE OF UKRAINE  
KHARKOV NATIONAL UNIVERSITY OF RADIOELECTRONICS

ISBN 966-659-113-8

# **Proceedings of IEEE East-West Design & Test Workshop (EWDTW'06)**

Copyright © 2006 by The Institute of Electrical and Electronics  
Engineers, Inc.



**Sochi, Russia, September 15 – 19, 2006**

## CONTENTS

A Black-Box-Oriented Test Methodology <b>A. Benso, A. Bosio, P. Prinetto, A. Savino</b> .....	11
Design and Optimization of Fault-Tolerant Distributed Real-Time Systems <b>Peng Z., Izosimov V., Eles P., Pop P</b> .....	16
Interconnect Yield Improvement for Networks on Chip <b>Andre Ivanov</b> .....	22
The Scaling Semiconductor World and Test Technology <b>Yervant Zorian</b> .....	22
A Unified HW/SW Interface Model to Remove Discontinuities Between HW and SW Design <b>A. Jerraya</b> .....	23
Background Cache for Improving Memory Fault Tolerance <b>Michail F. Karavay, Vladimir V. Sinelnikov</b> .....	24
Factors in High-Speed Wireless Data Networking – New Ideas and a New Perspective <b>Daniel Foty</b> .....	29
Hierarchical Silicon Aware Test and Repair IP: Development and Integration Flow Reducing Time to Market for Systems on Chip <b>Samvel Shoukourian, Yervant Zorian</b> .....	39
The Pivotal Role of Performance Management in IC Design <b>Eyck Jentzsch</b> .....	41
<b>TEST METHODS AND TOOLS</b>	
Analysis of a Test Method for Delay Faults in NoC Interconnects <b>Tomas Bengtsson, Artur Jutman, Shashi Kumar, Raimund Ubar, Zebo Peng</b> .....	42
Unified Framework for Logic Diagnosis <b>A. Rousset, P. Girard, S. Pravossoudovitch, C. Landrault, A. Virazel</b> .....	47
Hierarchical Systems Testing based on Boundary Scan Technologies <b>Hahanov V., Yeliseev V., Hahanova A., Melnik D</b> .....	53
Testing the Hardware Implementation of a Distributed Clock Generation Algorithm for SoCs <b>A. Steininger, T. Handl, G. Fuchs, F. Zangerl</b> .....	59
Extended Boundary Scan Test Using Hybrid Test Vectors <b>Jan Heiber</b> .....	65
A March Test for Full Diagnosis of All Simple Static Faults in Random Access Memories <b>G. Harutunyan, Valery A. Vardanian</b> .....	68
Efficient Implementation of Physical Addressing for Testing and Diagnosis of Embedded SRAMs for Fault Coverage Improvement <b>K. Aleksanyan, Valery A. Vardanian</b> .....	72
High Level Models Based Functional Testing of Pipelined Processors <b>Victor Belkin, Sergey Sharshunov</b> .....	76

On Complexity of Checking of Cryptosystems <b>Volodymyr G. Skobelev</b> .....	82
Distributed Fault Simulation and Genetic Test Generation of Digital Circuits <b>Skobtsov Y.A., El-Khatib A.I., Ivanov D.E</b> .....	89
Hierarchical Evolutionary Approach to Test Generation <b>Skobtsov V.Y. Skobtsov Y.A.</b> .....	95
<b>VERIFICATION</b>	
Incremental ABV for TLtoRTL Design Refinement <b>Nicola Bombieri, Franco Fummi, Graziano Pravadelli</b> .....	100
RTL Compiler Templates Verification: Approach to Automation <b>Lev Danielyan, Sergey Hakobyan</b> .....	108
Verification of Implementation of Parallel Automata (Symbolic Approach) <b>Andrei Karatkevich</b> .....	112
SystemCFL: An Infrastructure for a TLM Formal Verification Proposal (with an overview on a tool set for practical formal verification of SystemC descriptions) <b>K.L. Man, Andrea Fedeli, Michele Mercaldi, M.P. Schellekens</b> .....	116
System Level Methodology for Functional Verification SoC <b>Alexander Adamov, Sergey Zaychenko, Yaroslav Miroshnychenko, Olga Lukashenko</b> .....	122
Path Sensitization at Functional Verification of HDL-Models <b>Alexandr Shkil, Yevgeniya Syrevitch, Andrey Karasyov, Denis Cheglikov</b> .....	126
Dynamic Register Transfer Level Queues Model for High-Performance Evaluation of the Linear Temporal Constraints <b>Vladimir Hahanov, Oleg Zaharchenko, Sergiy Zaychenko</b> .....	132
The Automation of Formal Verification of RTL Compilers Output <b>Pavlush Margarian</b> .....	140
<b>LOGIC, SYSTEM AND PHYSICAL SYNTHESIS</b>	
Congestion-Driven Analytical Placement <b>Andrey Ayupov, Alexander Marchenko</b> .....	143
Estimation of Finite State Machine Realization Based on PLD <b>E. Lange, V. Chapenko, K. Boule</b> .....	149
Encoding of Collections of Fragment of Variables <b>Barkalov A.A., Ahmad Fuad Bader, Babakov R.M.</b> .....	153
An Algorithm of Circuit Clustering for Logic Synthesis <b>O. Venger, I. Afanasiev, Alexander Marchenko</b> .....	156
CMOS Standard Cell Area Optimization by Transistors Resizing <b>Vladimir Rozenfeld, Iouri Smirnov, Alexander Zhuravlev</b> .....	163
Optimization of Address Circuit of Compositional Microprogram Unit <b>Wisniewski R., Alexander A. Barkalov, Larysa A. Titarenko</b> .....	167

Optimization of Circuit of Control Unit with Code Sharing <b>Alexander Barkalov, Larysa Titarenko, Małgorzata Kołopieńczyk</b> .....	171
Routing a Multi-Terminal Nets with Multiple Hard Pins by Obstacle-Avoiding Group Steiner Tree Construction <b>J. D. Cho, A. I. Erzin, V. V. Zalyubovsky</b> .....	175
Optimization for Electro- and Acousto-Optical Interactions in Low-Symmetric Anisotropic Materials <b>Kajdan Mykola, Laba Hanna, Ostrovskij Igor, Demyanyshyn Nataliya, Andrushchak Anatolij, Mytsyk Bohdan</b> .....	179
Force-Position Control of the Electric Drive of the Manipulator <b>A.V. Zuev, V.F. Filaretov</b> .....	184
<b>FAULT TOLERANCE</b>	
K-out-of-n and K(m,n) Systems and their Models <b>Romankevych V., Potapova K., Hedayatollah Bakhtari</b> .....	189
Fault Tolerant Systems with FPGA-based Reconfiguration Devices <b>Vyacheslav S. Kharchenko, Julia M. Prokhorova</b> .....	190
Fault-Tolerant Infrastructure IP-cores for SoC: Basic Variants and Realizations <b>Ostroumov Sergii, Ushakov A. A., Vyacheslav S. Kharchenko</b> .....	194
Fault-tolerant PLD-based Systems on Partially Correct Automaton <b>Nataliya Yakymets, Vyacheslav Kharchenko</b> .....	198
FME(C)A-Technique of Computer Network Reliability and Criticality Analysis <b>Elyasi Komari Iraj, Anatolij Gorbenko</b> .....	202
<b>TEST GENERATION AND TESTABILITY</b>	
Scan Based Circuits with Low Power Consumption <b>Ondřej Novák, Zdeněk Pliva</b> .....	206
Memory Address Generation for Multiple Run March Tests with Different Average Hamming Distance <b>S.V. Yarmolik, V.N. Yarmolik</b> .....	212
Structural Method of Pseudorandom Fixed Weight Binary Pattern Sequences Generation <b>Romankevych A., Grol V., Fallahi Ali</b> .....	217
Test Pattern Generation for Bridge Faults Based on Continuous Approach <b>N. Kascheev, F. Podyablonsky</b> .....	222
Hierarchical Analysis of Testability for SoCs <b>Maryna Kaminska, Vladimir Hahanov, Elvira Kulak, Olesya Guz</b> .....	226
Embedded Remote Wired or Wireless Communication to Boundary-Scan Architectures <b>Mick Austin, Ilkka Reis, Anthony Sparks</b> .....	231
Economics Modeling the DFT of Mixed-Signal Circuits <b>Sergey G. Mosin</b> .....	236
<b>CAD TOOLS AND DEVICES</b>	
Optimal Electronic Circuits and Microsystems Designer <b>A.I. Petrenko</b> .....	239

Computer Aided Design Support of FSM Multiplicative Decomposition <b>Alexander Sudnitson, Sergei Devadze</b> .....	241
Complex Process Engineering of Projection of Electronic Devices by Means of Automized System SATURN <b>D.V. Bagayev, A.C. Firuman</b> .....	247
Hand-Held Mobile Data Collecting Terminal <b>Armen Saatchyan, Oleg Chuvilo, Chaitanya Mehandru</b> .....	252
Logic and Fault Simulation Based on Multi-Core Processors <b>Volodymyr Obrizan, Valeriy Shipunov, Andiry Gavryushenko, Oleg Kashpur</b> .....	255
HES-MV – A Method for Hardware Embedded Simulation <b>Vladimir Hahanov, Anastasia Krasovskaya, Maryna Boichuk, Oleksandr Gorobets</b> .....	257
Hierarchical Approach for Functional Verification of HW/SW System on Chip (SoC) <b>Oleksandr Yegorov, Podkolzin N., Yegor Denisov, Andrey Yazik</b> .....	264
Output Buffer Reconfiguration in Case of Non Uniform Traffic <b>Vyacheslav Evgrafov</b> .....	267
<b>DESIGN METHODS AND MODELING</b>	
Time-Sensitive Control-Flow Checking Monitoring for Multitask SoCs <b>Fabian Vargas, Leonardo Picolli, Antonio A. de Alecrim Jr., Marlon Moraes, Márcio Gama</b> .....	272
Development and Application of FSM-Models in Active-HDL Environment for Network Protocols Testing <b>Anna.V. Babich, Oleksandr Parfentiy, Eugene Kamenuka, Karina Mostovaya</b> .....	279
How to Emulate Network-on-Chip? <b>Peeter Ellervee, Gert Jervan</b> .....	282
Multistage Regular Structure of Binary Counter of ones Arbitrary Modulo <b>Saposhnikov V. V., Saposhnikov VL. V., Urganskov D. I.</b> .....	287
An Enhanced Analogue Current-Mode Structure of WP Control Circuit of Neural Networks <b>Hossein Aghababa, Leyla S.Ghazanfari, Behjat Forouzandeh</b> .....	291
One-Parameter Dynamic Programming Algorithm for Optimal Wire Selection Under Elmore Delay Model <b>A.I. Erzin, V.V. Zalyubovsky</b> .....	296
Analytical Model of Clock Skew in Buffered H-Trees <b>Dominik Kasprowicz</b> .....	301
High-Level Facilities for Modeling Wireless Sensor Networks <b>Anatoliy Doroshenko, Ruslan Shevchenko, Konstantin Zhreb</b> .....	305
Class E Power Amplifier for Bluetooth Applications <b>Olga Antonova, George Angelov, Valentin Draganov</b> .....	311
An Automation Method for Gate-Count Characterization of RTL Compilers <b>Arik Ter-Galstyan</b> .....	313
Algorithmic Method of The Tests Forming for Models Verification of Microcircuits Memory <b>M.K. Almaid, V.A. Andrienko, V.G. Ryabtsev</b> .....	317

SUM IP Core Generator – Means for Verification of Models–Formulas for Series Summation in RKHS <b>Vladimir Hahanov, Svetlana Chumachenko, Olga Skvortsova, Olga Melnikova</b> .....	322
Design of Wavelet Filter Bank for JPEG 2000 Standard <b>Hahanova I.V., Hahanov V.I., Fomina E., Bykova V., Sorudeykin K.</b> .....	327
Design of Effective Digital Filters in FPGA <b>Pavel V. Plotnikov</b> .....	332
<b>POSTER SESSION</b>	
Applications of Combinatorial Cyclic Codes for Images Scan and Recognition <b>Vladimir Valkovskii, Dmitry Zerbino, Oleg Riznyk</b> .....	335
Architecture of Internet Access to Distributed Logic Simulation System <b>Ladyzhensky Y.V., Popoff Y.V.</b> .....	339
Computer System Efficient Diagnostics with the Usage of Real-Time Expert Systems <b>Gennady Krivoulya, Alexey Lipchansky, Olga Korobko</b> .....	344
DASPUD: a Configurable Measurement Device <b>Nikolay P. Molkov, Maxim A. Sokolov, Alexey L. Umnov, Dmitry V. Ragozin</b> .....	348
Design Methods of Self-Testing Checker for Arbitrary Number of Code Words of (m,n) Code <b>Yu. B. Burkatovskaya, N.B. Butorina, A. Yu. Matrosova</b> .....	355
Dynamic Heat and Mass Transfer in Saline Water due to Natural Convection Flow over a Vertical Flat Plate <b>Rebhi A. Damseh</b> .....	361
Effect of Driving Forces On Cylindrical Viscoelastic Fluid Flow Problems <b>A. F. Khadrawi, Salwa Mrayyan, Sameh Abu-Dalo</b> .....	366
Evolutional Methods for Reduction of Diagnostic Information <b>D. Speranskiy</b> .....	371
Evolutionary Algorithms Design: State of the Art and Future Perspectives <b>Yuri R. Tsoy</b> .....	375
Functional properties of faults on fault-secure FSM design with observing only FSM outputs <b>S. Ostanin</b> .....	380
Hardware Methods to Increase Efficiency of Algorithms for Distributed Logic Simulation <b>Ladyzhensky Y.V., Teslenko G.A.</b> .....	385
Information Embedding and Watermarking for Multimedia and Communication <b>Aleksandr V. Shishkin</b> .....	386
Low Contrast Images Edge Detector <b>I.V. Ruban, K.S. Smelyakov, A.S. Smelyakova, A.I. Tymochko</b> .....	390
Minimization of Communication Wires in FSM Composition <b>S.V. Zharikova, N.V. Yevtushenko</b> .....	397
Neuro-Fuzzy Unit for Real-Time Signal Processing <b>Ye. Bodyanskiy, S. Popov</b> .....	403

On Decomposition of Petri Net by Means of Coloring <b>Wegrzyn Agnieszka</b> .....	407
Single-Argument Family of Continuous Effectively Computed Wavelet Transforms <b>Oleg E. Plyatsek, Majed Omar Al-Dwairi</b> .....	414
Synthesis Methods of Finite State Machines Implemented in Package ZUBR <b>Valery Salauyou, Adam Klimowicz, Tomasz Grzes, Teodora Dimitrova-Grekow, Irena Bulatowa</b> . 420	
Synthesis of Logic Circuits on Basis of Bit Transformations <b>Yuri Plushch, Alexander Chemeris, Svetlana Reznikova</b> .....	423
System of K-Value Simulation for Research Switching Processes in Digital Devices <b>Dmitrienko V.D., Gladkikh T.V., Leonov S.Yu</b> .....	428
Test Points Placement Method for Digital Devices Based on Genetic Algorithm <b>Klimov A.V., Speranskiy D.V.</b> .....	436
The Approach to Automation of Designing Knowledge Base in the Device-Making Industry <b>O.V. Bisikalo</b> .....	440
The Optimal Nonlinear Filtering of Discrete-Continuous Markovian Processes in Conditions of Aposteriori Uncertainty <b>Victor V. Pantelev</b> .....	443
The Realization of Modified Artificial Neural Network for Information Processing with the Selection of Essential Connections by the Program Meganeuro <b>E.A. Engel</b> .....	450
Web-system Interface Prototype Designing <b>Globa L.S., Chekmez A. V., Kot T. N.</b> .....	453
A Bio-Inspired Method for Embedded System Scheduling Problems <b>Abbas Haddadi, Saeed Safari, Behjat Forouzandeh</b> .....	456
Iterative Array Multiplier with On-Line Repair of Its Functions <b>Drozd A., Lobachev M., Reza Kolahi, Drozd J.</b> .....	461
Mathematical Modeling and Investigation of a Main SDH-Network Structural Reliability <b>M.M. Klymash, I.M. Dronyuk, R.A. Burachok</b> .....	464
Experimental Investigation of Two Phase Flow Pressure Drop and Contraction on Tee Junction <b>Shannak Benbella, Al-Qudah Kalid, Al-Salaymeh Ahmed, Hammad Mahmoud, Alhusein Mahmoud</b> . 467	
Application of Adaptive and New Planning Methods to Solve Computer-Aided Manufacturing Problems <b>Nevludov I.Sh., Litvinova E.I., Evseev V.V., Ponomarjova A.V.</b> .....	472
Petri Net Decomposition Algorithm based on Finding Deadlocks and Traps <b>Agnieszka Wegrzyn, Marek Wegrzyn</b> .....	477
Testing for Realistic Spot Defects in CMOS Technology: a Unified View <b>Michel Renovell</b> .....	482
<b>AUTHORS INDEX</b> .....	483

# Design of Wavelet Filter Bank for JPEG 2000 Standard

Hahanova I.V., Hahanov V.I.<sup>1</sup>, Fomina E.<sup>2</sup>, Bykova V.<sup>1</sup>, Sorudeykin K.<sup>1</sup>

<sup>1</sup> *Kharkov National University of Radio Electronics,  
Lenin Prosp., 14, Ukraine, 61166, Kharkov,  
E-mail: [hahanov@kture.kharkov.ua](mailto:hahanov@kture.kharkov.ua)*

<sup>2</sup> *Department of Computer Engineering, TUT,  
Raja st. 15, 12618, Tallinn, Estonia  
E-mail: [elfom@staff.ttu.ee](mailto:elfom@staff.ttu.ee)*

## Abstract

*Models, method and hardware implementation of lifting-based wavelet filter scheme for JPEG 2000 standard are proposed. JPEG 2000 image compression standard is used for data transmission, print and scan of images, digital photography. Low-pass and high-pass filters for implementing JPEG 2000 transformation are described. Obtained results were compared with the same parameter of other discrete wavelet transformation (DWT) devices that were proposed in others references. This work purpose is essential speed growing of the ad hoc pipelining lifting-based DWT hardware implementation. JPEG2000 is new image compression algorithm based on discrete wavelet transformation of input data. This technique is a next development of JPEG group. It could be used for data transmitting in Internet, for image printing and scanning, for digital photography. Transform time reduce due to ad hoc SoC architectures essential increases the device feasibility attractiveness. To achieve this purpose the next challenges have been solved: 1. Digital models and their transformation methods were considered. 2. Lifting-based wavelet transformation hardware architecture was designed. 3. Control algorithm for DWT was created. 4. DWT-device on Xilinx FPGA was implemented. 5. Digital system testing and verification, different device version speeds and SNR were compared.*

**Keywords:** Discrete wavelet transform, DWT, JPEG2000, Lifting Scheme, Filter bank.

## I. Digital Image Models And Transformation Framework

In mathematical analysis, wavelets were defined as translates and dilates of one fixed function that could be used to analyze and represent general function. There are used biorthogonal wavelet transformations. Biorthogonality allows the construction of symmetric filter bank using wavelet and basic functions.

Haare wavelet is the simplest example of wallet transformation.

$$(x^*, y^*) = (x, y) \times \begin{pmatrix} \cos 45^\circ & \sin 45^\circ \\ -\sin 45^\circ & \cos 45^\circ \end{pmatrix} = (x, y) \times \frac{1}{\sqrt{2}} \times \begin{pmatrix} 1 & 1 \\ -1 & 1 \end{pmatrix} = (x, y) \times R \quad (1)$$

where R is orthogonal matrix. Matrix orthogonality means that inverse transformation can be done using transposed matrix,  $R^T$ :

$$(x, y) = (x^*, y^*) \times R^{-1} = (x^*, y^*) \times R^T = (x^*, y^*) \times \frac{1}{\sqrt{2}} \times \begin{pmatrix} 1 & -1 \\ 1 & 1 \end{pmatrix} \quad (2)$$

JPEG2000 filter bank consists of low-pass,  $h_0$ , and high-pass,  $h_1$ , filters described by impulse responses. In others words, wavelet transformation implementation is input data processing by low-pass and high-pass filters. Decimation is used in order to data volume not grow. The low-pass and high pass filter pair is known as analysis filter and forward wavelet transformation – as analysis (fig. 1). Inverse wavelet transformation is known as synthesis.




Figure 1. 1D wavelet analysis and synthesis filter-bank



2D discrete wavelet transformation is realized using 1D DWT. Each row of 2D image is first transformed using 1D horizontal analysis filters. Then each column of this transformation result is changed using the same filters bank.

Analysis result is two samples set  $y[2n]=y_0[n]$ , and  $y[2n+1]=y_1[n]$  that correspond to low-pass and high-pass filters, correspondingly. Reconstruct image inverse transformation is called synthesis and uses  $g_0$  and  $g_1$  functions. 2D wavelet transformation sample is  $y[2n_1+b_1, 2n_2+b_2] = y_{b_1, b_2}[n_1, n_2]$ , где  $b_1, b_2 \in \{0, 1\}$ .

The convolution is used for forward and inverse wavelet transformation [4,5]:

$$\begin{aligned} \tilde{y}[n] &= \sum_{i \in Z} h_{n \bmod 2}^t [i] \tilde{x}[n-i] \\ \tilde{x}[n] &= \sum_{i \in Z} \tilde{y}[n] g_{n \bmod 2}^t [n-i] \end{aligned} \quad (3)$$

Analysis and synthesis filter banks are related by expression:

$$g_0^t[n] = \alpha^{-1} (-1)^n h_1^t[n]; \quad g_1^t[n] = \alpha^{-1} (-1)^n h_0^t[n], \quad (4)$$

where the gain factor,  $\alpha$ , is given by:

$$\alpha = \frac{1}{2} (h_0^{dc} h_1^{nyq} + h_1^{dc} h_0^{nyq}) \quad (5)$$

where  $h_b^{dc}$  is DC frequency;  $h_b^{nyq}$  – Nyquist frequency:

$$h_b^{dc} = \sum_n h_b^t[n]; \quad h_b^{nyq} = \sum_n (-1)^n h_b^t[n], \quad (6)$$

where  $b = \{0, 1\}$

A N level DWT is obtained by applying N DWT. The JPEG2000 standard supports values of N in the range  $0 \leq N \leq 32$ . Typical values are in the range  $N=4$  through  $N=8$  with  $D=5$  sufficient to obtain near optimal compression performance for the full resolution image.

Part 1 of JPEG2000 standard describes two filter-banks Daubechies 9/7 and 5/3. The left part in pair indicates a number of low-pass filter's coefficients, the right part indicates a number of high-pass filter's coefficients. For example, for Daubechies 9/7 bank a low-pass filter has 9 coefficients, high-pass filter has 7 coefficients. Daubechies filters application allows to get better compression result, but lower quality. The loss of quality is caused by application of irrational coefficients and calculations. Also Daubechies filter-bank is more complex for realization.

5/3 analysis filter-bank is described by following expression.

$$\begin{pmatrix} h_0^t(z) \\ h_1^t(z) \end{pmatrix} = \begin{pmatrix} -\frac{1}{8}z^{-2} + \frac{1}{4}z^{-1} + \frac{3}{4} + \frac{1}{4}z - \frac{1}{8}z^2 \\ -\frac{1}{2}z^{-1} + 1 - \frac{1}{2}z \end{pmatrix}$$

## II. Lifting Scheme

Lifting scheme is a second generation of wavelet transformation. It is not a scaling and shifting of the basic function and it has several additional advantages. Each wavelet transformation, based on FIR-filters could be realized by application of finite lifting steps. Moreover, lifting method allows biorthogonal wavelet constructing and has set of advantages in comparison with classical convolution wavelet implementation [1, 2, 3, 4].

Lifting scheme (fig 3) realized by four basic steps: splitting (S), prediction (P), updating (U) and scaling (K).




Figure 3. Lifting structure of forward wavelet transformation

The prediction and update steps are generally iterated N times, with different weights used at each iteration.

$$\begin{aligned} d_i^{(n)} &= d_i^{(n-1)} + \sum_k P_n(k) s_k^{(n-1)}, \quad n \in [1, 2, \dots, N] \\ s_i^{(n)} &= s_i^{(n-1)} + \sum_k U_n(k) d_k^{(n)}, \quad n \in [1, 2, \dots, N] \end{aligned}$$

Where  $s_i^{(0)}$  and  $d_i^{(0)}$  denote the even and odd elements of input sequence. For 5/3 filter-bank  $N=1$ ,  $P_1 = -\frac{1}{2}$ ,  $U_1 = \frac{1}{4}$ ,  $K_0=K_1=1$ .

So, lifting scheme for 5/3 filter bank consists of one prediction step and one update step that are calculated by following equations:

$$d_i^{(1)} = d_i^{(0)} - \frac{1}{2}(s_i^{(0)} + s_{i+1}^{(0)}), \quad s_i^{(1)} = s_i^{(0)} + \frac{1}{4}(d_{i-1}^{(0)} + d_i^{(0)})$$

## III. Hardware Implementation Architectures

Among hardware wavelet implementation there are distinguished convolution-based architecture [5, 6] and lifting-based architecture [3, 4, 7, 8].

I. Daubechies and W. Sweldens work about factoring application for wavelet transform realization and the lifting scheme offered there allows simplifying DWT implementation. By the way of external memory usage wavelet transform device architectures are divided into three groups [7] level-by-level, block-based, line-based.

Level-by-level architecture uses one computing unit for sequential image processing, first by rows, then by columns. External memory stores all data: input, intermediate and result data. As a result memory access time is a bottleneck of level-by-level architecture. Different memory blocks with parallel access could be used to store data on different stages of transformation. In that case blocks of different size with separate data ports (up to two for each block ) are needed [4]. It seems to be unreal if the external memory is used. But internal memory resource could be not enough for whole input and result image storing.

Block-based architecture is similar to level-by-level architecture. The difference is that image is divided into blocks which can be saved in internal memory. The drawback is possibility of image block boundary artifact appearance.

Typical line-based architecture uses different calculating block for different wavelet transform levels. For data storing between raw and column processing internal buffer memory is used.

#### IV. Pipelining DWT Device Schema

In the considered works the main emphasis was done on size minimization of device arithmetic part. However the arithmetic part size is not very important for device that use internal memory. The more important ones are the memory size minimization, fast and simple control block developing that considering FPGA implementation features. The work goal is the device implementation in FPGA, device speeds analysis that depend on different FPGA chip.

The designed DWT block is intended for using as IP core for JPEG2000 encoder device. The proposed device architecture doesn't use any external memory to save any intermediate results. Data feed the device inputs sequentially by one sample per time unit. Then the DWT result samples feed to arithmetic or other entropic encoding block and after that compression data get to device output. Modern programmable device sizes allow to implement the several level DWT device into one chip without using external memory for intermediate data saving. The developed device makes five level wavelet transformation. The input image size is up to 128x128 8-bits pixels.

Figure 3 describes one level transformation device architecture for the 5/3 filter bank. Internal FPGA distributed and block memory is used for saving intermediate data. Row buffer is implemented on register memory resources. Column buffer of the first transformation levels are built on block memory, for last level ones are enough on distributed memory.




Figure 3. One level 2DWT device

Raw buffer size is three cells implemented on FPGA register memory. Arithmetic block for raw data processing (fig. 4) forms high-pass and low-pass output in turn. In contrast to existing DWT device our arithmetic block is designed for low-pass and high-pass filter implementation simultaneously.




Figure 4. 2-step arithmetic block scheme

It is necessary to have three memory banks of  $N/2$  size (fig. 5) for saving every sub-band result before doing wavelet transformation by column. Furthermore it is better to use block RAM (BRAM) for first wavelet transformation level blocks, and distributed RAM for last ones. The size of required buffer memory is equal to  $N/2 * 3 * 2 = 3N$ . Figure 5 shows memory block for one sub-band transformation and includes: d block that saves data formed on predicting step for preceding data; C0 block stores 1D DWT results for even rows; C1 block stores 1D DWT results for odd rows.




Figure 5. Memory block designation

It is enough to perform the transformation of first two rows and to save the results in C0 and C1 memory blocks to start processing by column.

The one arithmetic block (fig 6) can be used in column transformation to form low-pass and high-pass input data. It depends on the fact that data is fed to block input in interleave manner (Table 1).




Figure 6. Arithmetic block for column data processing

Table 1. Order of column arithmetic block data generating

Step	Ariph block inputs		Ariph block output	
	H	L	H	L
1				
2			HH	
3			HL	LH
4			HH	LL
5			HL	LH
6			HH	LL
7			HL	LH
8			HH	LL
1			HL	LH
2				LL

The device has pipeline architecture. Control scheme is based on counters (fig. 7). Control block of the device consists of two counters: counter1 and counter2. The control signal depends of their values. The counter1 counter counts sample number in the row from 0 to Tile\_size+2 and form control signals, first\_elem and last\_elem, that describe first and last row samples. Also the data from fist counter, counter1, are used to form memory addresses (MEM\_Li and MEM\_Hi) for saving the intermediate transformation results. The other counter, counter2, counts the column numbers from 0 to Tile\_size+1. It is applied to generate control first\_colon and last\_colon signals that indicate first and last columns of the image block. The both counters are used to generate control signals of output buffer: enable\_LL, enable\_LH, enable\_HL, and enable\_HH.




Figure 7. 1 level DWT device architecture

## V. FPGA-based implementation Results

Device is implemented using internal memory of two types: distributed and block. In FPGA the distributed memory is built on look-up-table, block memory – on BRAM. The results of speed analysis have shown that block memory based devices are faster than those, based on distributed memory (fig. 8). The device speed depends on image size (especially for distributed memory based devices). In this case, device speed also depends on place&route algorithm which places device blocks into chip. One level wavelet transformation blocks are connected together to compose multilevel wavelet transformation.

The devices based on both types of memory (either distributed or block memory) have the same speed for small size images (fig 8). It allows to implement the devices for first wavelet transformation levels on BRAM. The devices for last transformation levels are implemented on distributed memory. It results in optimal by speed and area devices.




Figure 8. Depended on transformation image size and chip series frequency of implemented in xc3s4000-4 device

The device was compared with those, proposed by IP Core market on DWT and JPEG2000 coder/decoder (fig 9). The results of comparison show that proposed device has enough good speed for smaller size of implemented circuit.




Figure 9. Device frequency comparison

## VI. CONCLUSION

Discrete wavelet transformation device architecture, which doesn't use external memory that increase the device speed, was developed. Also it allows reducing device cost.

IP Core for JPEG2000 encoder/decoder SoC was proposed.

In this work it was put emphasis on the fast control block design, not only arithmetic blocks that was made in considering references. It allows increasing speed the whole device. The speed analysis for devices implemented on different Xilinx FPGA series with different memory types and transformation image sizes was done.

The device was compared with existing prototypes by speed and area.

Scientific novelty is the pipelining DWT device that is intent to use as IP core and implement in programmable chip. The proposed device has more simple ALU part, doesn't use external memory, and so is faster and chipper than existing analogs.

The practical significance is proposition of the simple, high technology and effective DWT device that have high speed and low power consumption. It is its advantage in over software implementation of the IEEE JPEG2000 standard.

Further work steps:

1. DWT and IDWT device design for 5/3 and 9/7 JPEG2000 filter banks.
2. DWT and IDWT device implementation using Xilinx Virtex-4 DSP processor.

## VII. References

- [1] I. Daubechies and W. Sweldens. Factoring wavelet transforms into lifting steps. Technical report, Bell Laboratories, Lucent Technologies, 1996.
- [2] David S. Taubman, Michael W. Marcellin. JPEG2000: image compression fundamentals, standards and practice – Boston/Dordrecht/London: Kluwer Academic Publishers, 2002. P. 774.
- [3] Majid Rabbani, Rajan Joshi. An overview of the JPEG2000 still image compression standard – Signal Processing: Image Communication 17 (2002) 3–48.
- [4] Andra K., Chakrabarti C., Acharya T. A VLSI architecture for lifting-based forward and inverse wavelet transform – Signal Processing, IEEE Transactions on [see also Acoustics, Speech, and Signal Processing, IEEE Transactions on], Volume: 50, Issue: 4, April 2002 – Pages: 966 – 977.
- [5] G. Dimitroulakis, N. D. Zervas, N. Sklavos, C.E. Goutis. An efficient VLSI implementation for forward and inverse wavelet transform for JPEG2000 – Proceedings of 14th IEEE International Conference on Digital Signal Processing (DSP'02), Greece, July 1-3, 2002 – pp. 233 - 236 vol.1.
- [6] Abdullah Al Muhit, Md. Shabiul Islam, Masuri Othman. VLSI Implementation of Discrete Wavelet Transform (DWT) for Image Compression – 2nd International Conference on Autonomous Robots and Agents December 13-15, 2004 Palmerston North, New Zealand – pp 391-395.
- [7] N.D. Zervas, G.P. Anagnostopoulos, V. Spiliotopoulos, Y. Andreopoulos, C.E. Goutis, Evaluation of design alternatives for the 2-D discrete wavelet transform, IEEE Trans. Circuits Systems Video Technol. 11 (12) (2001) 1246–1262.
- [8] C. Chrysafis, A. Ortega, Line-based, reduced memory, wavelet image compression, IEEE Trans. Circuits Systems Video Technol. 9 (3) (2000) 378–389.
- [9] S. Barua, J.E. Carletta, K.A. Kotteri, A.E. Bell. An efficient architecture for lifting-based two-dimensional discrete wavelet transforms – INTEGRATION, the VLSI journal 38 (2005). P. 341–352.
- [10] Maurizio Martina, Guido Masera. FPGA Fully Reconfigurable Lifting Kernel for Multimedia Processing – 11th International Conference on Very Large Scale Integration VLSI-SOC 2001 december 3-5, Montpellier, France – pages 5.
- [11] K-C. B. Tan, T. Arslan. Shift-accumulator ALU centric JPEG2000 5/3 lifting based discrete wavelet transform architecture – pp V-161–V-164.
- [12] M. B. (ed.). JPEG 2000 Final Committee Draft. *ISO/IEC FCD15444-1*, Mar. 2000.

## AUTHORS INDEX

- Adamov Alexander 122  
Afanasiev I. 156  
Aghababa Hossein 291  
Ahmad Fuad Bader 153  
Aleksanyan K. 72  
Alhusein Mahmoud 467  
Almaid M.K. 317  
Al-Qudah Kalid 467  
Al-Salaymeh Ahmed 467  
Andrienko V.A. 317  
Andrushchak Anatolij 179  
Angelov George 311  
Antonio A. de Alecrim Jr. 272  
Antonova Olga 311  
Austin Mick 231  
Ayupov Andrey 143
- Babakov R.M. 153  
Babich Anna 278  
Bagayev D.V. 247  
Barkalov A.A. 153, 167, 171  
Belkin Victor 76  
Bengtsson Tomas 42  
Benso A. 11  
Bisikalo O.V. 440  
Bodyanskiy Ye. 403  
Boichuk Maryna 257  
Bombieri Nicola 100  
Bosio A. 11  
Boule K. 149  
Bulatowa Irena 420  
Burachok R.A. 464  
Burkatovskaya Yu. B. 355  
Butorina N.B. 355  
Bykova V. 327
- Chaitanya Mehandru 252  
Chapenko V. 149  
Cheglikov Denis 126  
Chekmez A.V. 453  
Chemeris Alexander 423  
Cho J.D. 175  
Chumachenko S. 322  
Chuvilo Oleg 252
- Danielyan Lev 108  
Demyanyshyn N. 179  
Denisov Yegor 264  
Devadze Sergei 241  
Dimitrova-Grekow Teodora 420  
Dmitrienko V.D. 428  
Doroshenko Anatolij 305  
Draganov Valentin 311  
Dronyuk I.M. 464  
Drozd A. 461  
Drozd J. 461  
Eles P. 16
- El-Khatib A.I. 89  
Ellervee Peeter 282  
Elyasi Komari Iraj 202  
Engel E.A. 450  
Erzin A.I. 175, 296  
Evgrafof Vyacheslav 267  
Evseev V.V. 472  
Eyck Jentzsch 41
- Fallahi Ali 217  
Fedeli Andrea 116  
Filaretov V.F. 184  
Firuman A.C. 247  
Fomina E. 327  
Forouzandeh Behjat 291, 456  
Foty Daniel 29  
Fuchs G. 59  
Fummi Franco 100
- Gama Márcio 272  
Gavryushenko Andiry 255  
Ghazanfari Leyla S. 291  
Girard P. 47  
Gladkikh T.V. 428  
Globa L.S. 453  
Gorbenko Anatolij 202  
Gorobets O. 257  
Grol V. 217  
Grzes Tomasz 420  
Guz Olesya 226
- Haddadi Abbas 456  
Hahanov Vladimir 53, 132, 226, 257, 322, 327  
Hahanova A. 53  
Hahanova I.V. 327  
Hakobyan Sergey 108  
Hammad Mahmoud 467  
Handl T. 59  
Hanna Laba 179  
Harutunyan G. 68  
Hedayatollah Bakhtari 189  
Heiber Jan 59
- Ivanov Andre 22  
Ivanov D.E. 89  
Izosimov V. 16
- Jerraya Ahmed 23  
Jervan Gert 282  
Jutman Artur 42
- Kajdan Mykola 179  
Kamenuka Eugene 278  
Kaminska Maryna 226  
Karasyov Andrey 126  
Karatkevich Andrei 112  
Karavay Michail F. 24  
Kascheev N. 222  
Kashpur Oleg 255  
Kasprowicz Dominik 301  
Khadrawi A. F. 366  
Kharchenko V. 190, 194, 198  
Klimov A.V. 436  
Klimowicz Adam 420  
Klymash M.M. 464  
Kolopieńczyk Małgorzata 171  
Korobko Olga 344  
Kot T.N. 453  
Krasovskaya A. 257  
Krivoulya Gennady 344  
Kulak Elvira 226  
Kumar Shashi 42
- Ladyzhensky Y.V. 339, 385  
Landraut C. 47  
Lange E. 149  
Leonov S.Yu. 428  
Lipchansky Alexey 344  
Litvinova E.I. 472  
Lobachev M. 461  
Lukashenko Olga 122
- Majed Omar Al-Dwairi 414  
Man K.L. 116  
Marchenko A. 143, 156  
Margarian Pavlush 140  
Matrosova A.Yu. 355  
Melnik D. 53  
Melnikova Olga 322  
Mercaldi Michele 116  
Molkov Nikolay P. 348  
Moraes Marlon 272  
Mosin Sergey 236  
Mostovaya Karina 278  
Miroshnychenko Yaroslav 122  
Mytsyk Bohdan 179
- Novák Ondřej 206  
Nevludov I.Sh. 472
- Obrizan Volodymyr 255  
Ostanin S. 380  
Ostroumov Sergii 194  
Ostrovskij Igor 179
- Panteleev Victor V. 443  
Paolo Prinetto 11  
Parfentiy Oлександр 278  
Peng Zebo 16, 42  
Petrenko A.I. 239  
Picolli Leonardo 272  
Plotnikov Pavel V. 332  
Plushch Yuri 423  
Plyatsek Oleg E. 414  
Podkolzin N. 264  
Podyablonsky F. 222  
Ponomarjova A.V. 472  
Pop P. 16  
Popoff Y.V. 339  
Popov S. 403  
Potapova K. 189  
Pravadelli Graziano 100  
Pravossoudovitch S. 47  
Prokhorova Julia 190
- Ragozin Dmitry V. 348  
Rebhi A. Damseh 361  
Reis Ilkka 231  
Renovell Michel 482  
Reza Kolahi 461  
Reznikova Svetlana 423  
Riznyk Oleg 335  
Romankevych A. 217  
Romankevych V. 189  
Rousset A. 47  
Rozenfeld Vladimir 163  
Ruban I.V. 390  
Ryabtsev V.G. 317
- Saatchyan Armen 252  
Safari Saeed 456  
Salauyou Valery 420  
Salwa Mrayyan 366  
Sameh Abu-Dalo 366
- Saposhnikov V.V. 287  
Saposhnikov VL.V. 287  
Samvel Shoukourian 39  
Savino A. 11  
Schellekens M.P. 116  
Shannak Benbella 467  
Sharshunov Sergey 76  
Shevchenko Ruslan 305  
Shipunov Valeriy 255  
Shishkin Aleksandr V. 386  
Shkil Alexandr 126  
Sinelnikov V. 24  
Skobelev Volodymyr 82  
Skobtsov V.Y. 95  
Skobtsov Y.A. 89, 95  
Skvortsova Olga  
Smelyakov K.S. 390  
Smelyakova A.S. 390  
Smirnov Iouri 163  
Sokolov Maxim A. 348  
Sorudeykin Kirill 327  
Sparks Anthony 231  
Speranskiy D. 371, 436  
Steininger A. 59  
Sudnitson Alexander 241  
Syrevitch Yevgeniya 126
- Ter-Galstyan Arik 313  
Teslenko G.A. 385  
Titarenko Larysa, 167, 171  
Tsoy Yuri R. 375  
Tymochko A.I. 390
- Ubar Raimund 42  
Umnov Alexey L. 348  
Urganskov D.I. 287  
Ushakov A.A. 194
- Valkovskii Vladimir 335  
Vardanian Valery 68, 72  
Vargas Fabian 272  
Venger O. 156  
Virazel A. 47
- Wegrzyn A. 407, 477  
Wegrzyn M. 477  
Wisniewski R. 167
- Yakymets Nataliya 198  
Yeliseev V. 53  
Yarmolik S.V. 212  
Yarmolik V.N. 212  
Yazik Andrey 264  
Yegorov Oлександр 264  
Yeliseev V. 53  
Yevtushenko N.V. 397
- Zaharchenko Oleg 132  
Zalyubovskiy V.V. 175, 296  
Zangerl F. 59  
Zaychenko S. 122, 132  
Zdeněk Plíva 206  
Zerbino Dmitry 335  
Zharikova S.V. 397  
Zhereb Konstantin 305  
Zhuravlev Alexander 163  
Zorian Yervant 22, 39  
Zuev A.V. 184