

MINISTRY OF EDUCATION AND SCIENCE OF UKRAINE
KHARKOV NATIONAL UNIVERSITY OF RADIOELECTRONICS

ISBN 966-659-113-8

Proceedings of IEEE East-West Design & Test Workshop (EWDTW'06)

Copyright © 2006 by The Institute of Electrical and Electronics Engineers, Inc.



Sochi, Russia, September 15 – 19, 2006

CONTENTS

A Black-Box-Oriented Test Methodology A. Benso, A. Bosio, P. Prinetto, A. Savino	11
Design and Optimization of Fault-Tolerant Distributed Real-Time Systems Peng Z., Izosimov V., Eles P., Pop P	16
Interconnect Yield Improvement for Networks on Chip Andre Ivanov	22
The Scaling Semiconductor World and Test Technology Yervant Zorian	22
A Unified HW/SW Interface Model to Remove Discontinuities Between HW and SW Design A. Jerraya	23
Background Cache for Improving Memory Fault Tolerance Michail F. Karavay, Vladimir V. Sinelnikov	24
Factors in High-Speed Wireless Data Networking – New Ideas and a New Perspective Daniel Foty	29
Hierarchical Silicon Aware Test and Repair IP: Development and Integration Flow Reducing Time to Market for Systems on Chip Samvel Shoukourian, Yervant Zorian	39
The Pivotal Role of Performance Management in IC Design Eyck Jentzsch	41
TEST METHODS AND TOOLS	
Analysis of a Test Method for Delay Faults in NoC Interconnects Tomas Bengtsson, Artur Jutman, Shashi Kumar, Raimund Ubar, Zebo Peng	42
Unified Framework for Logic Diagnosis A. Rousset, P. Girard, S. Pravossoudovitch, C. Landrault, A. Virazel	47
Hierarchical Systems Testing based on Boundary Scan Technologies Hahanov V., Yeliseev V., Hahanova A., Melnik D	53
Testing the Hardware Implementation of a Distributed Clock Generation Algorithm for SoCs A. Steininger, T. Handl, G. Fuchs, F. Zangerl	59
Extended Boundary Scan Test Using Hybrid Test Vectors Jan Heiber	65
A March Test for Full Diagnosis of All Simple Static Faults in Random Access Memories G. Harutunyan, Valery A. Vardanian	68
Efficient Implementation of Physical Addressing for Testing and Diagnosis of Embedded SRAMs for Fault Coverage Improvement K. Aleksanyan, Valery A. Vardanian	72
High Level Models Based Functional Testing of Pipelined Processors Victor Belkin, Sergey Sharshunov	76

On Complexity of Checking of Cryptosystems Volodymyr G. Skobelev	82
Distributed Fault Simulation and Genetic Test Generation of Digital Circuits Skobtsov Y.A., El-Khatib A.I., Ivanov D.E	89
Hierarchical Evolutionary Approach to Test Generation Skobtsov V.Y. Skobtsov Y.A.	95
VERIFICATION	
Incremental ABV for TLtoRTL Design Refinement Nicola Bombieri, Franco Fummi, Graziano Pravadelli	100
RTL Compiler Templates Verification: Approach to Automation Lev Danielyan, Sergey Hakobyan	108
Verification of Implementation of Parallel Automata (Symbolic Approach) Andrei Karatkevich	112
SystemCFL: An Infrastructure for a TLM Formal Verification Proposal (with an overview on a tool set for practical formal verification of SystemC descriptions) K.L. Man, Andrea Fedeli, Michele Mercaldi, M.P. Schellekens	116
System Level Methodology for Functional Verification SoC Alexander Adamov, Sergey Zaychenko, Yaroslav Miroshnychenko, Olga Lukashenko	122
Path Sensitization at Functional Verification of HDL-Models Alexandr Shkil, Yevgeniya Syrevitch, Andrey Karasyov, Denis Cheglikov	126
Dynamic Register Transfer Level Queues Model for High-Performance Evaluation of the Linear Temporal Constraints Vladimir Hahanov, Oleg Zaharchenko, Sergiy Zaychenko	132
The Automation of Formal Verification of RTL Compilers Output Pavlush Margarian	140
LOGIC, SYSTEM AND PHYSICAL SYNTHESIS	
Congestion-Driven Analytical Placement Andrey Ayupov, Alexander Marchenko	143
Estimation of Finite State Machine Realization Based on PLD E. Lange, V. Chapenko, K. Boule	149
Encoding of Collections of Fragment of Variables Barkalov A.A., Ahmad Fuad Bader, Babakov R.M.	153
An Algorithm of Circuit Clustering for Logic Synthesis O. Venger, I. Afanasiev, Alexander Marchenko	156
CMOS Standard Cell Area Optimization by Transistors Resizing Vladimir Rozenfeld, Iouri Smirnov, Alexander Zhuravlev	163
Optimization of Address Circuit of Compositional Microprogram Unit Wisniewski R., Alexander A. Barkalov, Larysa A. Titarenko	167

Optimization of Circuit of Control Unit with Code Sharing Alexander Barkalov, Larysa Titarenko, Małgorzata Kołopieńczyk	171
Routing a Multi-Terminal Nets with Multiple Hard Pins by Obstacle-Avoiding Group Steiner Tree Construction J. D. Cho, A. I. Erzin, V. V. Zalyubovsky	175
Optimization for Electro- and Acousto-Optical Interactions in Low-Symmetric Anisotropic Materials Kajdan Mykola, Laba Hanna, Ostrovskij Igor, Demyanyshyn Nataliya, Andrushchak Anatolij, Mytsyk Bohdan	179
Force-Position Control of the Electric Drive of the Manipulator A.V. Zuev, V.F. Filaretov	184
FAULT TOLERANCE	
K-out-of-n and K(m,n) Systems and their Models Romankevych V., Potapova K., Hedayatollah Bakhtari	189
Fault Tolerant Systems with FPGA-based Reconfiguration Devices Vyacheslav S. Kharchenko, Julia M. Prokhorova	190
Fault-Tolerant Infrastructure IP-cores for SoC: Basic Variants and Realizations Ostroumov Sergii, Ushakov A. A., Vyacheslav S. Kharchenko	194
Fault-tolerant PLD-based Systems on Partially Correct Automaton Nataliya Yakymets, Vyacheslav Kharchenko	198
FME(C)A-Technique of Computer Network Reliability and Criticality Analysis Elyasi Komari Iraj, Anatolij Gorbenko	202
TEST GENERATION AND TESTABILITY	
Scan Based Circuits with Low Power Consumption Ondřej Novák, Zdeněk Pliva	206
Memory Address Generation for Multiple Run March Tests with Different Average Hamming Distance S.V. Yarmolik, V.N. Yarmolik	212
Structural Method of Pseudorandom Fixed Weight Binary Pattern Sequences Generation Romankevych A., Grol V., Fallahi Ali	217
Test Pattern Generation for Bridge Faults Based on Continuous Approach N. Kascheev, F. Podyablonsky	222
Hierarchical Analysis of Testability for SoCs Maryna Kaminska, Vladimir Hahanov, Elvira Kulak, Olesya Guz	226
Embedded Remote Wired or Wireless Communication to Boundary-Scan Architectures Mick Austin, Ilkka Reis, Anthony Sparks	231
Economics Modeling the DFT of Mixed-Signal Circuits Sergey G. Mosin	236
CAD TOOLS AND DEVICES	
Optimal Electronic Circuits and Microsystems Designer A.I. Petrenko	239

Computer Aided Design Support of FSM Multiplicative Decomposition Alexander Sudnitson, Sergei Devadze	241
Complex Process Engineering of Projection of Electronic Devices by Means of Automized System SATURN D.V. Bagayev, A.C. Firuman	247
Hand-Held Mobile Data Collecting Terminal Armen Saatchyan, Oleg Chuvilo, Chaitanya Mehandru	252
Logic and Fault Simulation Based on Multi-Core Processors Volodymyr Obrizan, Valeriy Shipunov, Andiry Gavryushenko, Oleg Kashpur	255
HES-MV – A Method for Hardware Embedded Simulation Vladimir Hahanov, Anastasia Krasovskaya, Maryna Boichuk, Oleksandr Gorobets	257
Hierarchical Approach for Functional Verification of HW/SW System on Chip (SoC) Oleksandr Yegorov, Podkolzin N., Yegor Denisov, Andrey Yazik	264
Output Buffer Reconfiguration in Case of Non Uniform Traffic Vyacheslav Evgrafov	267
DESIGN METHODS AND MODELING	
Time-Sensitive Control-Flow Checking Monitoring for Multitask SoCs Fabian Vargas, Leonardo Picolli, Antonio A. de Alecrim Jr., Marlon Moraes, Márcio Gama	272
Development and Application of FSM-Models in Active-HDL Environment for Network Protocols Testing Anna.V. Babich, Oleksandr Parfentiy, Eugene Kamenuka, Karina Mostovaya	279
How to Emulate Network-on-Chip? Peeter Ellervee, Gert Jervan	282
Multistage Regular Structure of Binary Counter of ones Arbitrary Modulo Saposhnikov V. V., Saposhnikov VL. V., Urganskov D. I.	287
An Enhanced Analogue Current-Mode Structure of WP Control Circuit of Neural Networks Hossein Aghababa, Leyla S.Ghazanfari, Behjat Forouzandeh	291
One-Parameter Dynamic Programming Algorithm for Optimal Wire Selection Under Elmore Delay Model A.I. Erzin, V.V. Zalyubovsky	296
Analytical Model of Clock Skew in Buffered H-Trees Dominik Kasprowicz	301
High-Level Facilities for Modeling Wireless Sensor Networks Anatoliy Doroshenko, Ruslan Shevchenko, Konstantin Zhreb	305
Class E Power Amplifier for Bluetooth Applications Olga Antonova, George Angelov, Valentin Draganov	311
An Automation Method for Gate-Count Characterization of RTL Compilers Arik Ter-Galstyan	313
Algorithmic Method of The Tests Forming for Models Verification of Microcircuits Memory M.K. Almaid, V.A. Andrienko, V.G. Ryabtsev	317

SUM IP Core Generator – Means for Verification of Models–Formulas for Series Summation in RKHS Vladimir Hahanov, Svetlana Chumachenko, Olga Skvortsova, Olga Melnikova	322
Design of Wavelet Filter Bank for JPEG 2000 Standard Hahanova I.V., Hahanov V.I., Fomina E., Bykova V., Sorudeykin K	327
Design of Effective Digital Filters in FPGA Pavel V. Plotnikov	332
POSTER SESSION	
Applications of Combinatorial Cyclic Codes for Images Scan and Recognition Vladimir Valkovskii, Dmitry Zerbino, Oleg Riznyk	335
Architecture of Internet Access to Distributed Logic Simulation System Ladyzhensky Y.V., Popoff Y.V.	339
Computer System Efficient Diagnostics with the Usage of Real-Time Expert Systems Gennady Krivoulya, Alexey Lipchansky, Olga Korobko	344
DASPUD: a Configurable Measurement Device Nikolay P. Molkov, Maxim A. Sokolov, Alexey L. Umnov, Dmitry V. Ragozin	348
Design Methods of Self-Testing Checker for Arbitrary Number of Code Words of (m,n) Code Yu. B. Burkatovskaya, N.B. Butorina, A. Yu. Matrosova	355
Dynamic Heat and Mass Transfer in Saline Water due to Natural Convection Flow over a Vertical Flat Plate Rebhi A. Damseh	361
Effect of Driving Forces On Cylindrical Viscoelastic Fluid Flow Problems A. F. Khadrawi, Salwa Mrayyan, Sameh Abu-Dalo	366
Evolutional Methods for Reduction of Diagnostic Information D. Speranskiy	371
Evolutionary Algorithms Design: State of the Art and Future Perspectives Yuri R. Tsoy	375
Functional properties of faults on fault-secure FSM design with observing only FSM outputs S. Ostanin	380
Hardware Methods to Increase Efficiency of Algorithms for Distributed Logic Simulation Ladyzhensky Y.V., Teslenko G.A	385
Information Embedding and Watermarking for Multimedia and Communication Aleksandr V. Shishkin	386
Low Contrast Images Edge Detector I.V. Ruban, K.S. Smelyakov, A.S. Smelyakova, A.I. Tymochko	390
Minimization of Communication Wires in FSM Composition S.V. Zharikova, N.V. Yevtushenko	397
Neuro-Fuzzy Unit for Real-Time Signal Processing Ye. Bodyanskiy, S. Popov	403

On Decomposition of Petri Net by Means of Coloring Wegrzyn Agnieszka	407
Single-Argument Family of Continuous Effectively Computed Wavelet Transforms Oleg E. Plyatsek, Majed Omar Al-Dwairi	414
Synthesis Methods of Finite State Machines Implemented in Package ZUBR Valery Salauyou, Adam Klimowicz, Tomasz Grzes, Teodora Dimitrova-Grekow, Irena Bulatowa . 420	
Synthesis of Logic Circuits on Basis of Bit Transformations Yuri Plushch, Alexander Chemeris, Svetlana Reznikova	423
System of K-Value Simulation for Research Switching Processes in Digital Devices Dmitrienko V.D., Gladkikh T.V., Leonov S.Yu	428
Test Points Placement Method for Digital Devices Based on Genetic Algorithm Klimov A.V., Speranskiy D.V.	436
The Approach to Automation of Designing Knowledge Base in the Device-Making Industry O.V. Bisikalo	440
The Optimal Nonlinear Filtering of Discrete-Continuous Markovian Processes in Conditions of Aposteriori Uncertainty Victor V. Pantelev	443
The Realization of Modified Artificial Neural Network for Information Processing with the Selection of Essential Connections by the Program Meganeuro E.A. Engel	450
Web-system Interface Prototype Designing Globa L.S., Chekmez A. V., Kot T. N.	453
A Bio-Inspired Method for Embedded System Scheduling Problems Abbas Haddadi, Saeed Safari, Behjat Forouzandeh	456
Iterative Array Multiplier with On-Line Repair of Its Functions Drozd A., Lobachev M., Reza Kolahi, Drozd J.	461
Mathematical Modeling and Investigation of a Main SDH-Network Structural Reliability M.M. Klymash, I.M. Dronyuk, R.A. Burachok	464
Experimental Investigation of Two Phase Flow Pressure Drop and Contraction on Tee Junction Shannak Benbella, Al-Qudah Kalid, Al-Salaymeh Ahmed, Hammad Mahmoud, Alhusein Mahmoud . 467	
Application of Adaptive and New Planning Methods to Solve Computer-Aided Manufacturing Problems Nevludov I.Sh., Litvinova E.I., Evseev V.V., Ponomarjova A.V.	472
Petri Net Decomposition Algorithm based on Finding Deadlocks and Traps Agnieszka Wegrzyn, Marek Wegrzyn	477
Testing for Realistic Spot Defects in CMOS Technology: a Unified View Michel Renovell	482
AUTHORS INDEX	483

COMPUTER SYSTEM EFFICIENT DIAGNOSTICS WITH THE USAGE OF REAL-TIME EXPERT SYSTEMS

Gennady Krivoulya, Alexey Lipchansky, Olga Korobko
*Kharkov National University of Radio Electronics,
Design Automation Department
Lenin Avenue, 14, Kharkov, Ukraine, 61166, phone 75-21-326,
E-mail: krivoulya@kharkov.kture.ua*

Abstract

The application of the modern methods of evolutionary modelling for the efficient diagnostics of computer network on the basis of real-time expert systems is considered in the given article. The usage of Petri network apparatus for the purposes of expert system structure simulation is proposed. The limited Petri nets are considered to be the most effective way of simulation of processes with the binary logic.

Keywords: *Computer Network Diagnostics, Expert System, Fault, Idle Time, Recovery Time, Reliability.*

1. Introduction

During the previous two decades the complexity and operating speed of computers have increased thousands times. The problem which demanded the year of calculations in 1983 can be solved in an hour now, and modern pocket PC is much more powerful than the desk-top one of those days. But we are to pay for the progress and computer systems (CS) improvement. The more complex computer systems become the less steady and reliable they operate. Personal computers buzz regularly, internet sites stop working rather often.

New software which was designed to achieve CS productiveness frequently worsens the situation from the point of view of reliability. As a result, the annual costs on the support and the repairs of CS exceed software and hardware worth for the individuals and for the corporations as well.

The group of Stanford and California Universities (USA) collaborators has elaborated new approach. They assume operator mistakes and operational system faults to be a necessity in the process of complex system functioning. Instead of the attempts to get rid of the defects the developers concentrated on the development of the system being able to restore

quickly after emergency. Such an approach was called "recovery oriented computing" (ROC).

By the example of the functioning of the number of Internet sites the possible reasons of their defects were investigated. The mistakes of the operators appeared to be the first reason of the system halt. Traditional measures of software and hardware reliability improvement are figured on the operators' correct actions.

But now in often happens that the system falls out due to their negligence and the time of the system standstill is longer than the idle time caused by the other troubles with hardware and software.

The diagram 1 illustrates the percentage of the typical faults in the work of program-apparatus complexes which provide Internet sites functioning.




Diagram 1. The Reasons of Web-Sites Faults

2. Problem Statement

Idle time of the CS costs a lot, besides sometimes it is simply inadmissible. The complex possessing the reliability of 'five nines' works 99,999% of time without faults, that means that it stands idle 2 hours during 25 years. Instead of the attempts of errors elimination, ROC adherents try to decrease system

recovery after faults. The transition from two 'nines' to five allows to keep about 90 hours of working time per year.




Diagram 2. Complexity in 'Nines'

Four principles of the ROC – oriented computer system can be formulated on the basis of the complex systems analysis:

- the efficient diagnostics of the current state of the CS which allows detecting fault reasons and location in the automated mode;
- the efficient recovery of the CS operability with the usage of program and hardware-based means provided during the process of CS design;
- while developing new software the programmers are to make provision for the possibility of cancellation of the actions (as it is done in the text editors) to give the operators the opportunity of correction of their mistakes.
- test errors are to be inculcated to the program complex. This will allow to foresee system behavior and teach operators.

So, the first and the most important task is the automated diagnostics of the current state of the computer system fulfilled on the basis of the newest information technologies.

The aim of the present work is the application of the modern methods of evolutionary modeling in the purposes of efficient diagnostics on the basis of the real-time expert systems.

3. Problem solution

In general, the existing diagnostics systems (DS) based on the expert systems generally solve the problem of the detection of the fault and its appearance reasons in some CS or the process during information

processing. During the process of diagnostics DS correlate the observed violations of the systems behavior with the reasons which caused these violations relying upon one of the following methods. In the first method the table of associative connections between behavior types and the diagnosis is used. In the second one the combined usage of knowledge about the system structure and its unreliable parts, device realization or usable details allows to suppose faults which are compatible with the observed data. The necessity of comprehension of the structure of the systems which are diagnosed is the important specific of such problems. This problem becomes more complicated by the fact that some faults can be masked by the other ones. Besides, it is important to notice that the diagnostic equipment can also distort the registered information. At last, the structure of the system being diagnosed can be unknown or can be represented by the set of not always coordinated particular models. Necessary for the diagnostic process data can be unavailable or expensive or they can be connected with the destruction of the system being diagnosed, and this is one of the main problems of DS creation. And it is necessary to choose the optimal strategy of diagnostic information receipt in each concrete case.

The reduction of down-time and the liquidation of the bottlenecks of the CS with the help of automatic identification of irregular effects and automatic generation of the methods of their decision are the main purposes of DS. The system of expert analysis renders the diagnostic information of three categories:

The symptom is the event in the CS which needs the additional attention of the administrator. (Physical error when addressing to the network node or the single-repeated file transmission, for example). The symptom doesn't absolutely mean that the partial efficiency loss took place, but it requires administrator regard if the level of periodicity is high.

The diagnosis is the reiterated repetition of the symptom. It needs the compulsory analysis from the direction of the administrator of the network. As usual, the diagnosis describes the situations which characterize serious faults in the computer system (double network address, for example). At the diagnosis stage, the translation of the event leading to the partial loss of efficiency into the language which is understandable to the operator and the administrator takes place.

The explanation is the context-dependent expert conclusion of the analysis system for each diagnosis or symptom. The explanation contains the description of some possible reasons for the existing situation, the reasoning of such conclusion and the recommendations towards their elimination.

The possibilities of supplement of the existing knowledge base by the specific data obtained by the administrator of CS in the process of its usage exist in the system.

But the efficient diagnostics of computer systems requires the solution of the complex of problems in accordance with the qualifying standards of the real-time systems [3]:

1. To represent varying in time data which incomes from the external sources; to provide the storage and the analysis of the changing data.

2. To fulfill temporary argumentation about several asynchronous processes simultaneously (i.e. to plan the handling of the processes got into the system in accordance with the priorities).

3. To provide the mechanism of argumentation in the conditions of the limited resources (time, memory). The realization of this mechanism makes demands of the high speed of the system work and the possibility to solve several problems concurrently (that is, we can use such operational systems as UNIX, VMS, Windows NT, but not MS-DOS).

4. To provide the predictability of system behavior. This will guarantee that each task will be started and stopped in the strict compliance with the time limitations.

5. To model the environment considered in the given application, to provide the creation of its various states.

6. To record its actions and personal actions, to provide the recovery after fault.

7. To provide the filling of knowledge base for the application of real degree of complexity with the minimal costs of time and labour. (The usage of object-oriented technology, common rules and the modularity is necessary).

8. To provide system tuning to the solving problems (The problem or object directivity).

9. To provide the creation and support of user interfaces for different user categories.

10. To provide information security level (according to the user categories) and to prevent the unauthorized access

The construction of the argumentations in the expert system is a rather complex and ambiguous process. The problem becomes more complex if the unstructured sets of data are used as the source information. The construction of the high-speed knowledge base is one of the main problems in this process. The mechanism of Petri nets with some limitations is appropriate to be used as the instrument of modeling of the logical structure of the output procedure. Generally Petri nets (PN) are widely used for the purposes of modeling and investigation of the functioning of dynamic discontinuous systems and

processes. It is essential for such problems that unlike other models, PN allow describing dynamic undetermined processes in the complex systems by the establishment of the local connections between the objects and the observation of the changes of the system states. This circumstance lets the expert system designer the means of modeling of the interactive element in the output procedure. At the same time, the classic apparatus of PN has a number of serious lacks, which limit the possibilities of practical problems solution. The problem of determination of some PN marking attainability concerns the tenth Gilbert problem, so it is impossible to tell if the problem of determination of the net liveness is solvable. This is the most essential of PN lacks. Some specified limitations are imposed upon the solvable problems class to resolve the given situation and to simplify simulation mechanism. This allows distinguishing some subclass with the additional properties among the whole set of Petri nets.

In the work [4] the limited PN are proposed. They can be used in the real-time expert systems with the binary logic when the activity of any of the system component either influences on its state or not. The local structure of output procedure can be represented as the controlled system with the binary logic in the heterogeneous expert system.

To describe the limited PN the following determinations are used.

1. The system A is called the controlled system with the binary logic if it is the set of components with $P = \{p_i\}, i = \overline{1, n}$ various characteristics; each of the components can be in one of the two states: it can be active or not. The set of transition functions from one state to the other is determined on the set $P = \{p_i\}, i = \overline{1, n}$ of components. Each of these functions depends on the number of active components and some system event (internal or external). If there are functions which depend on the interactive input action, the system A is called the interactive controlled system with the binary logic.

2. Component p_i , ingoing into system A is called active at some point of time t if it has an essential influence on the system reaction. Component p_i , ingoing into system A is called inactive at some point of time t if its presence in the system is inessential while changing the state.

3. The state S_i at some point of time t or the scenario S_i of the system A is a set of active components $S_i = \{p_i^{k_1}, p_i^{k_2}, \dots, p_i^{k_r}\} \subseteq P$, if $p_i^{k_1}$ active and $S_i = \{p_i^{k_1}, p_i^{k_2}, \dots, p_i^{k_r}\} \subseteq P$, if $p_i^{k_1}$ isn't active. The transition from the state to a

state is accomplished stepwise by the activation of the other set of components. The process of functioning of such system is undetermined because it is impossible to foresee which set can be activated at I point of time beforehand. This process can be formalized in the view of conceptual model, constructed on the base of Petri net theory.

4. Limited Petri net is a Petri net with the limited marking, i. e. the cortege $N = \{P, T, F, H, M_0\}$, where $P = \{p_i\}, i = \overline{1, n}$ is the set of positions, $T = \{t_j\}, j = \overline{1, m}$ is the set of transitions and $P \cap T = \emptyset$; are reflections $F: P \rightarrow T; H: T \rightarrow P$, assigned by the incidence matrixes $F: P \times T \rightarrow \{0, 1\}$ and $H: T \times P \rightarrow \{0, 1\}$, that is $F(p, t) = 1$, if the transition t is incident to the position $p, H(t, p) = 1$, and $p, H(t, p) = 1$, if the position p is incident to the transition $t; M_0: P \rightarrow \{0, 1\}$ – the initial marking.

5. The scenario S_i is a marked set of vertexes from the set $P: S_i = \{p_i^1, p_i^2, \dots, p_i^{k_r}\}$, where $p_i^j \in P, S_i \subset P, m_i^j(p_i^j) = 1$. The scenario S_i is determined by the marking $M_i = \{m_i^1(p_1), m_i^2(p_2), \dots, m_i^n(p_n)\}$, which represents the binary set of n bits where the vertex $p_j \in S_i$, if the marking is $p_j \in S_i$, and the vertex $p_j \notin S_i$, if vertex marking is $m_i^j(p_j) = 0$.

6. The scenario S_i is called connected by the transition t_k with the scenario $S_j(S_i^{t_k} \rightarrow S_j)$, if some subset $S_i^{t_k}$ which consists of the vertexes containing in the scenario $S_i: S_i^{t_k} = \{p_i^{k_1}, p_i^{k_2}, \dots, p_i^{k_r}\} \subseteq S_i$, initializes the activation of some subset of vertexes which go into the scenario

$$S_j: \{p_j^{m_1}, p_j^{m_2}, \dots, p_j^{m_s}\} \subseteq S_j, .$$

7. The net which was produced by the transition t_k of the scenario S_i with the scenario S_j which are determined on the set of all available scenarios, is called the primitive limited Petri net. It is described by the statement $P = S_i \cup S_j, T = \{t_k\}$. Incidence functions form in the following way:

$$F: P \times T \rightarrow \{1\} \forall p \in S_i, P \times T \rightarrow \{0\},$$

$$\forall p \in S_j \setminus S_i \cap S_j, H: T \times P \rightarrow \{0\}, \\ \forall p \in S_i \setminus S_i \cap S_j, T \times S \rightarrow \{1\}.$$

The initial mark is $M_0: P \rightarrow \{0, 1\}: m_0^k(p_k) = 1$, if $p_k \in S_i$, and it is $m_0^k(p_k) = 0$, if $p_k \in S_j$.

8. Limited Petri net is a Petri net produced by the set of symbols – transitions T on the set of scenarios S .

4. Conclusion

The offered mechanism of limited Petri nets is one of the possible methods of modeling of dynamic undetermined structures and processes, as it possesses the following properties: the possibility of definition of the set of operations over the class of distinguished nets; the liveness and the finiteness of the constructed structure with the help of input operations.

Generally the limited Petri net allows constructing the algebra for the adequate logic simulation of processes with the binary logic. It is expeditious to distinguish the given class of nets possessing some special features which are essential for the considered problems. These features allow to define the set of operations for the construction of the nets out of the subnets and the primitives and to fulfill the preliminary analysis of the obtained nets. This gives the basis for the design of the mechanism of the logical structure simulation and the controlling of the processes in the dynamic undetermined systems of CS diagnostics.

5. References

- [1]Fox A., Pattreson D. Self - repair computers. Journal "In the world of Science". Information Technologies, 2003. №9
- [2]Krivoulya G. F., Lipchansky A.I., Mehana Sami, Zidat Habis. The Diagnostics of Computer Network with the Use of Expert Systems // Messenger HGTU, Herson. 2004. №1 (19), p.11-17
- [3]Krivoulya G.F., Babith A.V., Lipchansky A.I., Shkil A. S. The Usage of Real-time Expert Systems for the Purposes of Computer Network Diagnostics. // Science-Technical journal "Informational-controlling systems on the railway transport" Kharkov. 2004. №1. p. 67-73.
- [4]Emelyanov G.M., Smirnova E.I. Logical Simulation Algebra of Hypertext Image Database // Pattern Recognition and Image Analysis. 2000. Vol.10, № 1. P.485-491

AUTHORS INDEX

- Adamov Alexander 122
Afanasiev I. 156
Aghababa Hossein 291
Ahmad Fuad Bader 153
Aleksanyan K. 72
Alhusein Mahmoud 467
Almaid M.K. 317
Al-Qudah Kalid 467
Al-Salaymeh Ahmed 467
Andrienko V.A. 317
Andrushchak Anatolij 179
Angelov George 311
Antonio A. de Alecrim Jr. 272
Antonova Olga 311
Austin Mick 231
Ayupov Andrey 143
- Babakov R.M. 153
Babich Anna 278
Bagayev D.V. 247
Barkalov A.A. 153, 167, 171
Belkin Victor 76
Bengtsson Tomas 42
Benso A. 11
Bisikalo O.V. 440
Bodyanskiy Ye. 403
Boichuk Maryna 257
Bombieri Nicola 100
Bosio A. 11
Boule K. 149
Bulatowa Irena 420
Burachok R.A. 464
Burkatovskaya Yu. B. 355
Butorina N.B. 355
Bykova V. 327
- Chaitanya Mehandru 252
Chapenko V. 149
Cheglikov Denis 126
Chekmez A.V. 453
Chemeris Alexander 423
Cho J.D. 175
Chumachenko S. 322
Chuvilo Oleg 252
- Danielyan Lev 108
Demyanyshyn N. 179
Denisov Yegor 264
Devadze Sergei 241
Dimitrova-Grekow Teodora 420
Dmitrienko V.D. 428
Doroshenko Anatolij 305
Draganov Valentin 311
Dronyuk I.M. 464
Drozd A. 461
Drozd J. 461
Eles P. 16
- El-Khatib A.I. 89
Ellervee Peeter 282
Elyasi Komari Iraj 202
Engel E.A. 450
Erzin A.I. 175, 296
Evgrafov Vyacheslav 267
Evseev V.V. 472
Eyck Jentzsch 41
- Fallahi Ali 217
Fedeli Andrea 116
Filaretov V.F. 184
Firuman A.C. 247
Fomina E. 327
Forouzandeh Behjat 291, 456
Foty Daniel 29
Fuchs G. 59
Fummi Franco 100
- Gama Márcio 272
Gavryushenko Andiry 255
Ghazanfari Leyla S. 291
Girard P. 47
Gladkikh T.V. 428
Globa L.S. 453
Gorbenko Anatolij 202
Gorobets O. 257
Grol V. 217
Grzes Tomasz 420
Guz Olesya 226
- Haddadi Abbas 456
Hahanov Vladimir 53, 132, 226, 257, 322, 327
Hahanova A. 53
Hahanova I.V. 327
Hakobyan Sergey 108
Hammad Mahmoud 467
Handl T. 59
Hanna Laba 179
Harutunyan G. 68
Hedayatollah Bakhtari 189
Heiber Jan 59
- Ivanov Andre 22
Ivanov D.E. 89
Izosimov V. 16
- Jerraya Ahmed 23
Jervan Gert 282
Jutman Artur 42
- Kajdan Mykola 179
Kamenuka Eugene 278
Kaminska Maryna 226
Karasyov Andrey 126
Karatkevich Andrei 112
Karavay Michail F. 24
Kascheev N. 222
Kashpur Oleg 255
Kasprowicz Dominik 301
Khadrawi A. F. 366
Kharchenko V. 190, 194, 198
Klimov A.V. 436
Klimowicz Adam 420
Klymash M.M. 464
Kolopieńczyk Małgorzata 171
Korobko Olga 344
Kot T.N. 453
Krasovskaya A. 257
Krivoulya Gennady 344
Kulak Elvira 226
Kumar Shashi 42
- Ladyzhensky Y.V. 339, 385
Landraut C. 47
Lange E. 149
Leonov S.Yu. 428
Lipchansky Alexey 344
Litvinova E.I. 472
Lobachev M. 461
Lukashenko Olga 122
- Majed Omar Al-Dwairi 414
Man K.L. 116
Marchenko A. 143, 156
Margarian Pavlush 140
Matrosova A.Yu. 355
Melnik D. 53
Melnikova Olga 322
Mercaldi Michele 116
Molkov Nikolay P. 348
Moraes Marlon 272
Mosin Sergey 236
Mostovaya Karina 278
Miroshnychenko Yaroslav 122
Mytsyk Bohdan 179
- Novák Ondřej 206
Nevludov I.Sh. 472
- Obrizan Volodymyr 255
Ostanin S. 380
Ostroumov Sergii 194
Ostrovskij Igor 179
- Panteleev Victor V. 443
Paolo Prinetto 11
Parfentiy Oлександр 278
Peng Zebo 16, 42
Petrenko A.I. 239
Picolli Leonardo 272
Plotnikov Pavel V. 332
Plushch Yuri 423
Plyatsek Oleg E. 414
Podkolzin N. 264
Podyablonsky F. 222
Ponomarjova A.V. 472
Pop P. 16
Popoff Y.V. 339
Popov S. 403
Potapova K. 189
Pravadelli Graziano 100
Pravossoudovitch S. 47
Prokhorova Julia 190
- Ragozin Dmitry V. 348
Rebhi A. Damseh 361
Reis Ilkka 231
Renovell Michel 482
Reza Kolahi 461
Reznikova Svetlana 423
Riznyk Oleg 335
Romankevych A. 217
Romankevych V. 189
Rousset A. 47
Rozenfeld Vladimir 163
Ruban I.V. 390
Ryabtsev V.G. 317
- Saatchyan Armen 252
Safari Saeed 456
Salauyou Valery 420
Salwa Mrayyan 366
Sameh Abu-Dalo 366
- Saposhnikov V.V. 287
Saposhnikov VL.V. 287
Samvel Shoukourian 39
Savino A. 11
Schellekens M.P. 116
Shannak Benbella 467
Sharshunov Sergey 76
Shevchenko Ruslan 305
Shipunov Valeriy 255
Shishkin Aleksandr V. 386
Shkil Alexandr 126
Sinelnikov V. 24
Skobelev Volodymyr 82
Skobtsov V.Y. 95
Skobtsov Y.A. 89, 95
Skvortsova Olga
Smelyakov K.S. 390
Smelyakova A.S. 390
Smirnov Iouri 163
Sokolov Maxim A. 348
Sorudeykin Kirill 327
Sparks Anthony 231
Speranskiy D. 371, 436
Steininger A. 59
Sudnitson Alexander 241
Syrevitch Yevgeniya 126
- Ter-Galstyan Arik 313
Teslenko G.A. 385
Titarenko Larysa, 167, 171
Tsoy Yuri R. 375
Tymochko A.I. 390
- Ubar Raimund 42
Umnov Alexey L. 348
Urganskov D.I. 287
Ushakov A.A. 194
- Valkovskii Vladimir 335
Vardanian Valery 68, 72
Vargas Fabian 272
Venger O. 156
Virazel A. 47
- Wegrzyn A. 407, 477
Wegrzyn M. 477
Wisniewski R. 167
- Yakymets Nataliya 198
Yeliseev V. 53
Yarmolik S.V. 212
Yarmolik V.N. 212
Yazik Andrey 264
Yegorov Oлександр 264
Yeliseev V. 53
Yevtushenko N.V. 397
- Zaharchenko Oleg 132
Zalyubovskiy V.V. 175, 296
Zangerl F. 59
Zaychenko S. 122, 132
Zdeněk Plíva 206
Zerbino Dmitry 335
Zharikova S.V. 397
Zhereb Konstantin 305
Zhuravlev Alexander 163
Zorian Yervant 22, 39
Zuev A.V. 184