


KHARKOV NATIONAL UNIVERSITY OF RADIOELECTRONICS

Proceedings of IEEE East-West Design & Test Symposium (EWDTS'09)

Copyright © 2009 by The Institute of Electrical and Electronics Engineers, Inc.

SPONSORED BY

IEEE Computer Society Test Technology Technical Council



Moscow, Russia, September 18 – 21, 2009

IEEE EAST-WEST DESIGN AND TEST SYMPOSIUM 2009 ORGANISING COMMITTEE

General Chairs

V. Hahanov – Ukraine
Y. Zorian – USA

General Vice-Chairs

D. Bikov - Russia
R. Ubar – Estonia

Program Chairs

S. Shoukourian – Armenia
D. Speranskiy – Russia

Program Vice-Chairs

M. Renovell – France
Z. Navabi – Iran

Steering Committee

M. Bondarenko – Ukraine
V. Hahanov – Ukraine
R. Ubar – Estonia
Y. Zorian – USA

Publicity Chairs

R. Ubar - Estonia
S. Mosin – Russia

Program Committee

E. Evdokimov – Ukraine
A. Chaterjee – USA
E. Gramatova – Slovakia
S. Hellebrand – Germany
A. Ivanov – Canada
M. Karavay – Russia
V. Kharchenko – Ukraine
K. Kuchukjan – Armenia
A. Matrosova – Russia
V. Melikyan - Armenia

O. Novak – Czech Republic

A. Orailoglu – USA
Z. Peng – Sweden
A. Petrenko – Ukraine
P. Prinetto – Italy
J. Raik – Estonia
A. Romankevich – Ukraine
A. Ryjov – Russia
R. Seinauskas – Lithuania
S. Sharshunov – Russia
A. Singh – USA
J. Skobtsov – Ukraine
A. Stempkovsky – Russia
V. Tverdokhlebov – Russia
V. Vardanian – Armenia
V. Yarmolik – Byelorussia
E. J. Aas – Norway
J. Abraham – USA
M. Adamski – Poland
A. Barkalov – Poland
R. Bazylevych – Ukraine
V. Djigan – Russia
A. Drozd – Ukraine
W. Kuzmicz – Poland

Organizing Committee

S. Chumachenko – Ukraine
N. Kulbakova – Ukraine
V. Obrizan – Ukraine
A. Kamkin – Russia
K. Petrosyanz – Russia
A. Sokolov – Russia
Y. Gubenko – Russia
M. Chupilko – Russia
E. Litvinova – Ukraine
O. Guz – Ukraine
G. Markosyan – Armenia

EWDTS CONTACT INFORMATION

Prof. Vladimir Hahanov
Design Automation Department
Kharkov National University of Radio Electronics,
14 Lenin ave,
Kharkov, 61166, Ukraine.

Tel.: +380 (57)-702-13-26
E-mail: hahanov@kture.kharkov.ua
Web: www.ewdtest.com/conf/

7th IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS 2009)

Moscow, Russia, September 18-21, 2009

The main target of the **IEEE East-West Design & Test Symposium** (EWDTS) is to exchange experiences between scientists and technologies of Eastern and Western Europe, as well as North America and other parts of the world, in the field of design, design automation and test of electronic circuits and systems. The symposium is typically held in countries around the Black Sea, the Baltic Sea and Central Asia region. We cordially invite you to participate and submit your contribution(s) to EWDTS'09 which covers (but is not limited to) the following topics:

- Analog, Mixed-Signal and RF Test
- Analysis and Optimization
- ATPG and High-Level Test
- Built-In Self Test
- Debug and Diagnosis
- Defect/Fault Tolerance and Reliability
- Design for Testability
- Design Verification and Validation
- EDA Tools for Design and Test
- Embedded Software Performance
- Failure Analysis, Defect and Fault
- FPGA Test
- HDL in test and test languages
- High-level Synthesis
- High-Performance Networks and Systems on a Chip
- Low-power Design
- Memory and Processor Test
- Modeling & Fault Simulation
- Network-on-Chip Design & Test
- Modeling and Synthesis of Embedded Systems
- Object-Oriented System Specification and Design
- On-Line Testing
- Power Issues in Design & Test
- Real Time Embedded Systems
- Reliability of Digital Systems
- Scan-Based Techniques
- Self-Repair and Reconfigurable Architectures
- System Level Modeling, Simulation & Test Generation
- System-in-Package and 3D Design & Test
- Using UML for Embedded System Specification
- CAD and EDA Tools, Methods and Algorithms
- Design and Process Engineering
- Logic, Schematic and System Synthesis
- Place and Route
- Thermal, Timing and Electrostatic Analysis of SoCs and Systems on Board
- Wireless and RFID Systems Synthesis
- Digital Satellite Television
- Signal and Information Processing in RF and Communication

The symposium is organized by Kharkov National University of Radio Electronics, in cooperation with Tallinn University of Technology, Institute for System Programming of RAS, and Moscow Institute of Electronics and Mathematics. It is sponsored by the IEEE Computer Society Test Technology Technical Council (TTTC) and financially supported by Cadence, JTAG Technologies, Kaspersky Lab, Synopsys, Mentor Graphics, Tallinn Technical University, Donetsk Institute of Road Transport, Moscow Institute of Electronics and Mathematics, Virage Logic, Echostar, Aldec, Teprocomp, DataArt Lab.



CONTENTS

Simulation-based Verification with APRICOT Framework using High-Level Decision Diagrams Maksim Jenihhin, Jaan Raik, Anton Chepurov, Raimund Ubar	13
Fault-Detection Capability Analysis of a Hardware-Scheduler IP-Core in Electromagnetic Interference Environment J. Tarrillo, L. Bolzani, F. Vargas, E. Gatti, F. Hernandez, L. Fraigi	17
Hardware Reduction in FPGA-Based Compositional Microprogram Control Units Barkalov A.A., Titarenko L.A., Miroshkin A.N.	21
Optimization of Control Units with Code Sharing Alexander A. Barkalov, Larisa A. Titarenko, Alexander S. Lavrik	27
SAT-Based Group Method for Verification of Logical Descriptions with Functional Indeterminacy Liudmila Cheremisinova, Dmitry Novikov	31
MicroTESK: Automation of Test Program Generation for Microprocessors Alexander Kamkin	35
Verification Methodology Based on Algorithmic State Machines and Cycle-Accurate Contract Specifications Sergey Frenkel and Alexander Kamkin	39
Coverage Method for FPGA Fault Logic Blocks by Spares Vladimir Hahanov, Eugenia Litvinova, Wajeb Gharibi, Olesya Guz	43
Testing and Verification of HDL-models for SoC components Vladimir Hahanov, Irina Hahanova, Ngene Christopher Umerah, Tiecoura Yves	48
The Model of Selecting Optimal Test Strategy and Conditions of ICs Testing During Manufacturing Sergey G. Mosin	54
A Technique to Accelerate the Vector Fitting Algorithm for Interconnect Simulation Gourary M.M., Rusakov S.G., Ulyanov S.L., Zharov M.M.	59
Frequency Domain Techniques for Simulation of Oscillators Gourary M.M., Rusakov S.G., Stempkovsky A.L., Ulyanov S.L., Zharov M.M.	63
Distributed RLC Interconnect: Estimation of Cross-coupling Effects H.J. Kadim, L.M. Coulibaly	67
Constrained-Random Verification for Synthesis: Tools and Results D. Bodean, G. Bodean, O. Ghincul	71
Discussion on Supervisory Control by Solving Automata Equation Victor Bushkov, Nina Yevtushenko, Tiziano Villa	77
Generalized Faulty Block Model for Automatic Test Pattern Generation F. Podyablonsky, N. Kascheev	80
Self Calibration Technique of Capacitor's Mismatching For 1.5 Bit Stage Pipeline ADC Vazgen Melikyan, Harutyun Stepanyan	84
Applied Library of Adaptive Lattice Filters for Nonstationary Signal Processing Victor I. Djigan	87
On-chip Measurements of Standard-Cell Propagation Delay S.O. Churayev, B.T. Matkarimov, T.T. Paltashev	93
FPGA FFT Implementation S.O. Churayev, B.T. Matkarimov	96

Reconfiguration and Hardware Agents in Testing and Repair of Distributed Systems G. Moiş, I.Ştefan, Sz. Enyedi, L. Miclea	99
Symmetrization in Digital Circuit Optimization Natalia Eliseeva, Jie-Hong R. Jiang, Natalia Kushik, Nina Yevtushenko	103
Embedded Processor Power Reduction via Power aware Custom Instruction Selection Hoda Ahmadinejad, Saeed Safari, and Hamid Noori	107
Level Quantization Effects in Digital Signal Processing by Discrete Fourier Transform Method Gamlet S. Khanyan	111
A New Paradigm in Design of IIR Digital Filters Vladislav A. Lesnikov, Alexander V. Chastikov, Tatiana V. Naumovich, Sergey V. Armishev	115
Evolutionary Approach to Test Generation of Sequential Digital Circuits with Multiple Observation Time Strategy Yu. A. Skobtsov, V. Yu. Skobtsov	119
SMT-based Test Program Generation for Cache-memory Testing Evgeni Kornikhin	124
Critical Path Test Generation in Asynchronous QDI Circuits Fahime Khoramnejad, Hossein Pedram	128
Model-driven & Component-based Development Method of Multi-core Parallel Simulation Models Nianle Su, Wenguang Yu, Hongtao Hou, Qun Li and Weiping Wang	135
Minimizing of Number of Discrete Device's Controllable Points Dmitriy Speranskiy, Ekaterina Ukolova	142
VHPI-compatible Simulation and Test Generation System Dmitriy Speranskiy, Ivan Ukolov	147
Fault Tolerant HASH function with Single Element Correction and Minimum Delay Overhead Costas A. Argyrides, Carlos A. Lisboa, Dhiraj K. Pradhan, Luigi Carro	151
Analysis of the Control Vector Optimal Structure for a Minimal-Time Circuit Optimization Process A.M. Zemliak, M.A. Torres, T.M. Markina	156
Parallel Simulation of Boolean Functions by Means of GPU Włodzimierz Bielecki, Alexander Chemeris, Svetlana Reznikova	162
Two-Criterial DSSS Synchronization Method Efficiency Research Kharchenko H.V., Tklich I.O., Vdovychenko Y.I.	165
An Efficient March Test for Detection of All Two-Operation Dynamic Faults from Subclass S_{av} Gurgen Harutyunyan, Hamazasp Avetisyan, Valery Vardanian, Y. Zorian	175
Large and Very Large-scale Placement Bazylevych R.P., Bazylevych L.V., Shcherb'yuk I.F.	179
An Educative Brain-Computer Interface Kirill Sorudeykin	183
Time-Hardware Resource: A Criterion of Efficiency of Digital Signal Search and Detection Devices Alexander Fridman	187
A New Principle of Dynamic Range Expansion by Analog-to-Digital Converting Elina A. Biberdorf, Stanislav S. Gritsutenko, Konstantin A. Firsanov	193
FREP: A Soft Error Resilient Pipelined RISC Architecture Viney Kumar, Rahul Raj Choudhary, Virendra Singh	196

System Remote Control of the Robotized Complex - Pegas Dmitry Bagayev, Evsyakov Artem	200
Use of Predicate Categories for Modelling of Operation of the Semantic Analyzer of the Linguistic Processor Nina Khairova, Natalia Sharonova	204
Methodological Aspects of Mathematical Modelling of Processes in a Corporate Ecological System Kozulia T.V., Sharonova N.V.	208
Getting Optimal Load Distribution Using Transport-Problem-Based Algorithm Yuri Ladyzhensky, Viatcheslav Kourktchi	212
Dialogue-based Optimizing Parallelizing Tool and C2HDL Converter Steinberg B., Abramov A., Alymova E., Baglij A., Guda S., Demin S., Dubrov D., Ivchenko A., Kravchenko E., Makoshenko D., Molotnikov Z., Morilev R., Nis Z., Petrenko V., Povazhniy A., Poluyan S., Skiba I., Suhoverkhov S., Shapovalov V., Steinberg O., Steinberg R.	216
The System for Automated Program Testing Steinberg B., Alimova E., Baglij A., Morilev R., Nis Z., Petrenko V., Steinberg R.	218
Development of the University Computing Network for Integrated Circuit Design Atkin E., Volkov Yu., Garmash A., Klyuev A., Semenov D., Shumikhin V.	221
Increase in Reliability of On-Line Testing Methods Using Natural Time Redundancy Drozd A., Antoshchuk S., Martinuk A., Drozd J.	223
An Algorithm of Carrier Recovery for Modem with M-ary Alphabets APK-Signals without PLL Victor V. Panteleev	230
At Most Attainable of Lengths a Symmetrical Digital Subscriber Line on xDSL-technologies: Engineering-Maintenance Methods of the Calculation Victor V. Panteleev, Nikolay I. Tarasov	234
New Approach to ADC Design Stanislav S. Gritsutenko	240
Simulation of Radiation Effects in SOI CMOS Circuits with BSIMSOI-RAD Macromodel K.O. Petrosjanc, I.A. Kharitonov, E.V. Orekhov, L.M. Sambursky, A.P. Yatmanov	243
Thermal Design System for Chip- and Board-level Electronic Components K.O. Petrosjanc, I.A. Kharitonov, N.I. Ryabov, P.A. Kozyanko	247
TCAD Modeling of Total Dose and Single Event Upsets in SOI CMOS MOSFETs K.O. Petrosjanc, I.A. Kharitonov, E.V. Orekhov, A.P. Yatmanov	251
Reduction in the number of PAL Macrocells for Moore FSM implemented with CPLD A. Barkalov, L. Titarenko, S. Chmielewski	255
Schematic Protection Method from Influence of Total Ionization Dose Effects on Threshold Voltage of MOS Transistors Vazgen Melikyan, Aristakes Hovsepyan, Tigran Harutyunyan	260
5V Tolerant Power clamps for Mixed-Voltage IC's in 65nm 2.5V Salicided CMOS Technology Vazgen Melikyan, Karen Sahakyan, Armen Nazaryan	263
Analysis and Optimization of Task Scheduling Algorithms for Computational Grids Morev N. V.	267
A Low Power and Cost Oriented Synthesis of the Common Model of Finite State Machine Adam Klimowicz, Tomasz Grzes, Valeri Soloviev	270

Comparison of Survivability & Fault Tolerance of Different MIP Standards Ayesha Zaman, M.L. Palash, Tanvir Atahary, Shahida Rafique	275
Hardware Description Language Based on Message Passing and Implicit Pipelining Dmitri Boulytchev, Oleg Medvedev	279
V-Transform: An Enhanced Polynomial Coefficient Based DC Test for Non-Linear Analog Circuits Suraj Sindia, Virendra Singh, Vishwani Agrawal	283
GA-Based Test Generation for Digitally-Assisted Adaptive Equalizers in High-Speed Serial Links Mohamed Abbas, Kwang-Ting (Tim) Cheng, Yasuo Furukawa, Satoshi Komatsu, Kunihiro Asada	287
Between Standard Cells and Transistors: Layout Templates for Regular Fabrics Mikhail Talalay, Konstantin Trushin, Oleg Venger	293
On-Chip Optical Interconnect: Analytical Modelling for Testing Interconnect Performance H J Kadim	300
The Problem of Trojan Inclusions in Software and Hardware Alexander Adamov, Alexander Saprykin	304
Design methods for modulo $2n+1$ multiply-add units C. Efstathiou, I. Voyiatzis, M. Prentakis	307
Geometrical Modeling and Discretization of Complex Solids on the Basis of R-functions Gomenyuk S.I., Choporov S.V., Lisnyak A.O.	313
Selective Hardening: an Enabler for Nanoelectronics Ilia Polian and John P. Hayes	316
Parameterized IP Infrastructures for Fault-Tolerant FPGA-Based Systems: Development, Assessment, Case-Study Kulanov Vitaliy, Kharchenko Vyacheslav, Perepelitsyn Artem	322
Generating Test Patterns for Sequential Circuits Using Random Patterns by PLI Functions M. H. Haghbayan, A. Yazdanpanah, S. Karamati, R. Saeedi, Z. Navabi	326
A New Online BIST Method for NoC Interconnects Elnaz Koopahi, Zainalabedin Navabi	332
Low Cost Error Tolerant Motion Estimation for H.264/AVC Standard M. H. Sargolzaie, M. Semsarzadeh, M. R. Hashemi, Z. Navabi	335
Method of Diagnosing FPGA with Use of Geometrical Images Epifanov A.S.	340
Performance Analysis of Asynchronous MIN with Variable Packets Length and Arbitrary Number of Hot-Spots Vyacheslav Evgrafov	344
System in Package. Diagnosis and Embedded Repair Vladimir Hahanov, Aleksey Sushanov, Yulia Stepanova, Alexander Gorobets	348
Technology for Faulty Blocks Coverage by Spares Hahanov Vladimir, Chumachenko Svetlana, Litvinova Eugenia, Zakharchenko Oleg, Kulbakova Natalka	353
The Unicast Feedback Models for Real-Time Control Protocol Babich A.V., Murad Ali Abbas	360
Algebra-Logical Repair Method for FPGA Logic Blocks Vladimir Hahanov, Sergey Galagan, Vitaliy Olchovoy, Aleksey Priymak	364

The Method of Fault Backtracing for HDL - Model Errors Searching Yevgeniya Syrevitch, Andrey Karasyov, Dariya Kucherenko	369
Handling Control Signals for the Scan Technology Olga Lukashenko, Dmitry Melnik, Vladimir Obrizan	373
Robust Audio Watermarking for Identification and Monitoring of Radiotelephone Transmissions in the Maritime Communication Vitaliy M. Koshevyy, Aleksandr V. Shishkin	377
An Interconnect BIST for Crosstalk Faults based on a Ring LFSR Tomasz Garbolino, Krzysztof Gucwa, Andrzej Hławiczka, Michał Kopeć	381
Generation of Minimal Leakage Input Vectors with Constrained NBTI Degradation Pramod Subramanyan, Ram Rakesh Jangir, Jaynarayan Tudu, Erik Larsson, Virendra Singh	385
Very Large-Scale Intractable Combinatorial Design Automation Problems – Clustering Approach for High Quality Solutions Roman Bazylevych and Lubov Bazylevych	389
Flexible and Topological Routing Roman Bazylevych and Lubov Bazylevych	390
An Algorithm for Testing Run-Length Constrained Channel Sequences Oleg Kurmaev	391
Constructing Test Sequences for Hardware Designs with Parallel Starting Operations Using Implicit FSM Models Mikhail Chupilko	393
Redundant Multi-Level One-Hot Residue Number System Based Error Correction Codes Somayyeh Jafarali Jassbi, Mehdi Hosseinzade, Keivan Navi	397
Parallel Fault Simulation Using Verilog PLI Mohammad Saeed Jahangiry, Sara Karamati, Zainalabedin Navabi	401
IEEE 1500 Compliant Test Wrapper Generation Tool for VHDL Models Sergey Mikhtonyuk, Maksim Davydov, Roman Hwang, Dmitry Shcherbin	406
Early Detection of Potentially Non-synchronized CDC Paths Using Structural Analysis Technique Dmitry Melnik, Olga Lukashenko, Sergey Zaychenko	411
An Editor for Assisted Translation of Italian Sign Language Nadereh Hatami, Paolo Prinetto, Gabriele Tiotto	415
Architecture Design and Technical Methodology for Bus Testing M.H. Haghbayan, Z. Navabi	419
Assertion Based Verification in TLM AmirAli Ghofrani, Fatemeh Javaheri, Zainalabedin Navabi	424
Flash-memories in Space Applications: Trends and Challenges Maurizio Caramia, Stefano Di Carlo, Michele Fabiano, Paolo Prinetto	429
Design Experience with TLM-2.0 Standard: A Case Study of the IP Lookup LC-trie Application of Network Processor Masoomeh Hashemi, Mahshid Sedghi, Morteza Analoui, Zainalabedin Navabi	433
Test Strategy in OSCI TLM-2.0 Mina Zolfy, Masoomeh Hashemi, Mahshid Sedghi, Zainalabedin Navabi and Ziaeddin Daeikozekanani	438
Synthesizing TLM-2.0 Communication Interfaces Nadereh Hatami, Paolo Prinetto	442

Advanced Topics of FSM Design Using FPGA Educational Boards and Web-Based Tools Alexander Sudnitson, Dmitri Mihhailov, and Margus Kruus	446
A Mixed HDL/PLI Test Package Nastaran Nemati, Majid Namaki-Shoushtari, Zainalabedin Navabi	450
Testing Methodologies on Communication Networks Nadereh Hatami, Paolo Prinetto, Gabriele Tiotto, Paola Elia	456
A Novel High Speed Residue to Binary Converter Design Based on the Three-Moduli Set $\{2n, 2n+1+1, 2n+1-1\}$ Muhammad Mehdi Lotfinejad, Mohammad Mosleh and Hamid Noori	460
Performance Evaluation of SAT-Based ATPG on Multi-Core Architectures Alejandro Czutro, Bernd Becker, Ilija Poljan	463
Intelligent Testbench Automation and Requirements Tracking Ivan Selivanov, Alexey Rabovoluk	471
Iterative Sectioning of High Dimensional Banded Matrices Dmytro Fedasyuk, Pavlo Serdyuk, Yuriy Semchyshyn	476
Estimating Time Characteristics of Parallel Applications in Technology of Orders Based Transparent Parallelizing Vitalij Pavlenko, Viktor Burdeinyi	480
Phase Pictures Properties of Technical Diagnostics Complex Objects Tverdokhlebov V.A.	483
Information Technology of Images Compression in Infocommunication Systems Alexander Yudin, Natalie Gulak, Natalie Korolyova	486
Technology of Cascade Structural Decoding Leonid Soroka, Vladimir Barannik, Anna Hahanova	490
Technology of the Data Processing on the Basis of Adaptive Spectral- Frequency Transformation of Multiadical Presentation of Images Vladimir Barannik, Sergey Sidchenko, Dmitriy Vasiliev	495
Compression Apertures Method - Color Different Images Konstantin Vasyuta, Dmitry Kalashnik, Stanislav Nikitchenko	499
Isotopic Levels Architectural Presentation of Images Relief Vladimir Barannik, Alexander Slobodyanyuk	502
Method and Mean of Computer's Memory Reliable Work Monitoring Utkina T.Yu., Ryabtsev V.G.	505
Extended Complete Switch as Ideal System Network Mikhail F. Karavay and Victor S. Podlazov	513
Image Compression: Comparative Analysis of Basic Algorithms Yevgeniya Sulema, Samira Ebrahimi Kahou	517
Networked VLSI and MEMS Designer for GRID Petrenko A.I.	521
Path Delay Fault Classification Based on ENF Analysis Matrosova A., Nikolaeva E.	526
COMPAS – Advanced Test Compressor Jiří Jeníček, Ondřej Novák	532
INVITED TALKS	538
AUTHORS INDEX	545

Algebra-Logical Repair Method for FPGA Logic Blocks

Vladimir Hahanov, Sergey Galagan, Vitaliy Olchovoy, Aleksey Priymak
Computer Engineering Faculty, Kharkov National University of Radioelectronics,
Kharkov, Ukraine (e-mail: hahanov@kture.kharkov.ua)

Abstract

An algebra-logical repair method for FPGA functional logic blocks on the basis of solving the coverage problem is proposed. It is focused on implementation into Infrastructure IP for system-on-a-chip and system-in-package. A method is designed for providing the operability of FPGA blocks and digital system as a whole. It enables to obtain exact and optimal solution associated with the minimum number of spares needed to repair the FPGA logic components with multiple faults.

1. Introduction

At present there are many scientific publications, which cover SoC/SiP testing, diagnosis and repair problems [1-16, 19-20]. The testing and repair problem for the digital system logic components has a special place, because repair of faulty logic blocks is technologically complicated problem. Existing solutions, which are proposed in published works, can be divided on the following groups:

1. Duplication of logic elements or chip regions to double hardware realization of functionality. When faulty element is detected switching to faultless component by means of a multiplexer is carried out [4]. The FPGA models, proposed by Xilinx, can be applied for repair of Altera FPGA components. At repair the main unit of measure is row or column.

2. Application of genetic algorithms for diagnosis and repair on the basis of off-line FPGA reconfiguration not using external control devices [5]. The fault diagnosis reliability is 99%, repair time is 36 msec instead of 660 sec, required for standard configuration of a project.

3. Time-critical FPGA repairing by means of replacement of local CLBs by redundant spares is proposed in [6,7]. In critically important applications the acceptable integration level for CLB replacement is about 1000 logic blocks.

The repair technologies for digital system logic, implemented on-chip FPGA, are based on existence or introduction of LUT redundancy after place and route procedure execution. Physical faults, which appear in

the process of fabrication or operation, become apparent as logical or temporary failure and result in malfunction of a digital system. Faults are tied not only to the gates or LUT components but also to a specified location on a chip. The idea of digital system repairing comes to the removal of a fault element by means of repeated place and route executing after diagnosis. At that two repair technologies are possible: 1) Blockage of a defective area by means of developing the control scripts for long time place and route procedure. But it is not always acceptable for real time digital systems. The approach is oriented to remove the defective areas of any multiplicity. Blockage of the defective areas by means of repeated place and route executing results in repair of a digital system. 2) Place and route executing for repairing of real time digital systems can result in disastrous effects. The technological approach is necessary that allows repairing of the digital system functionality for milliseconds, required for reprogramming FPGA by new bitstream to remove defective areas from chip functionality. The approach is based on preliminary generation of all possible bitstreams for blocking future defective areas by means of their logical relocation to the redundant nonfunctional chip area. The larger a spare area the less a number of bitstreams, which can be generated a priori. Concerning multiple faults, not covered by a spare area, it is necessary to segment a digital project by its decomposition on disjoint parts, which have their own Place and Route maps. In this case a digital system that has n spare segments for n distributed faults can be repaired. The total chip area consists of $(n+m)$ equal parts.

The research objective is to develop a repair method for FPGA logic blocks on the basis of using the redundant chip area.

Problems: 1) Development of an algebra-logical repair method for logic blocks of a digital system on basis of FPGA. 2) Development of a method for logic blocks matrix traversal to cover FPGA faulty components by spare tiles. 3) Analysis of practical results and future research.

2. Algebra-logical repair method for FPGA blocks

The exact repair method for FPGA logic blocks by means of spares is represented. It enables to obtain quasi-optimal solution of coverage problem for faulty cells set by minimum quantity of spares. The method focuses on the implementation of digital system-in-package functionality to the Infrastructure IP. The objective function is minimization of FPGA spares S^t , needed for the repair of faulty blocks in the SiP operation by means of synthesis the disjunctive normal form of fault coverage and subsequent selection of a minimum conjunctive term $(S_1^t, S_2^t, \dots, S_i^t, \dots, S_{m_t}^t) \in S^t$ that answers the constraints on the number of spares $m_t \leq p$, which enter into the logical product:

$$Z = \min_{t=1, n} (|S^t|)_{m_t \leq p}, S = (S^1 \vee S^2 \vee \dots \vee S^t \vee \dots \vee S^n); S^* = \{S_1, S_2, \dots, S_j, \dots, S_p\}.$$

FPGA functionality model is represented by a matrix of logic blocks operating by rows and columns of the structure $M = |M_{ij}|$. In the process of designing the matrix attached to a spare, consisting of rows and columns, which can be readdressed in the process of structure reconfiguration, when faults are detected.

A model of determining the minimum number of spares (rows and columns), covering all detected faults in a matrix of FPGA logic blocks, comes to the following items:

1. Making a coverage table for detected faulty FPGA blocks by spare rows and columns. To achieve the goal a topological model of testing results for FPGA functionality is considered in the form of matrix, coordinates of which identify detected faults (faultless and faulty blocks):

$$M = |M_{ij}|, M_{ij} = \begin{cases} 1 \leftarrow T \oplus f = 1; \\ 0 \leftarrow T \oplus f = 0. \end{cases} \quad (1)$$

Here the matrix coordinate is equal to 1 if modulo 2 sum of faultless behaviour for the block f and real test response give 1 value, which corresponds to the defect in a block. After FPGA testing and fixation of all faulty blocks the construction of faults coverage table $Y = |Y_{ij}|, i = \overline{1, n}; j = \overline{1, m}$ is performed. Here columns correspond to a fault set ("1" coordinates), fixed in the matrix M ($|M| = m$), rows are numbers of columns and rows of FPGA blocks matrix, which cover faults, indicated in columns:

$$Y = |Y_{ij}|, Y_{ij} = \begin{cases} 1 \leftarrow C_i(R_i) \cap F_j \neq \emptyset; \\ 0 \leftarrow C_i(R_i) \cap F_j = \emptyset. \end{cases} \quad (2)$$

Operating by rows and columns, which contain faults, we can find an optimal solution in the form of fault coverage in the metrics of faulty rows and columns. Then the trivial reassignment procedure is carried out for faulty rows and columns, which replaced by faultless FPGA spare components.

To improve the solution of coverage task one-dimensional vector, concatenated from two sequences C and R by power $n = p + q$, is used instead of two-dimensional metrics components:

$$X = C * R = (C_1, C_2, \dots, C_i, \dots, C_p) * (R_1, R_2, \dots, R_j, \dots, R_q) = \\ = X^c * X^r = (X_1, X_2, \dots, X_i, \dots, X_p, X_{p+1}, X_{p+2}, \dots, X_{p+j}, \dots, X_{p+q}). \quad (3)$$

At that there is one-to-one correspondence between elements of initial sets (C, R) and resultant vector X that is established in the first column of Y matrix. Transformation $X = C * R$ is carried out for ease of consideration and subsequent construction the disjunctive normal form in the frame of uniformity in the variables, which form the Boolean function. If given procedure is not performed, a function will be defined by variables of two types, which consist rows and columns of a memory matrix.

2. CNF forming by analytic, complete and exact solution of the coverage task. After the forming of a coverage matrix that contains zero and unit coordinates, the synthesis of coverage analytic form by writing CNF for unit coordinates of matrix columns is carried out. A number of conjunctive terms is equal to quantity of table columns, and the length of a disjunctive term is equal to quantity of "1" in the column:

$$Y = \bigwedge_{j=1}^m (Y_{pj} \vee Y_{qj})_{\{Y_{pj}, Y_{qj}\}=1} = \bigwedge_{j=1}^m (X_{pj} \vee X_{qj}). \quad (4)$$

Last expression shows that every column identifies two variants of fault coverage – rows and columns. So a column has only two coordinates, which have unit value, and numbers of logical products is equal to total quantity of faults m , detected in FPGA matrix.

3. Transformation of CNF to DNF enables to obtain all solutions of the coverage task. For this it is necessary to apply the logical product operation and minimization rules to the conjunctive normal form to get disjunctive normal form:

$$Y = \bigvee_{j=1}^w (k_1^j X_1 \wedge k_2^j X_2 \wedge \dots \wedge k_i^j X_i \wedge \dots \wedge k_n^j X_n), k_i^j = \{0, 1\}. \quad (5)$$

The generalize DNF is represented here; a number of terms is equal to $w = 2^n$, n – numbers of rows in the set (C, R) or quantity of variables X in the matrix Y . All possible solutions (fault coverages by spares) are

written by the set of row identifiers for a coverage table. If k_i^j at X_i is equal to zero, X_i is changed to an insignificant variable.

4. Choose the minimum and exact solutions of the coverage task. The procedure involves the determination of minimum length conjunctive terms by Quine in the DNF. Its subsequent transformation to the rows and columns of a memory matrix on basis of earlier correspondence enables to write the minimum coverage (or a set of them) by two-dimensional row and column metrics that satisfies the constraints of the objective function on spare quantity.

5. Realization of reassignment procedure for faulty rows and columns by similar faultless components of FPGA spare.

Example. Fulfills the repair process for FPGA matrix to determine the minimum quantity of spares, covering all faults. The matrix with faults and spares, highlighted by black color [19,20], is shown in Fig. 1.




Figure 1. FPGA with faults and spares

The matrix has a spare for diagnosis and repair of faulty cells that is two rows and five columns. According to item 1 of the model for determining the minimum quantity of spares, covering all detected faults of a memory matrix, a coverage table for 10 faults

$F = (F_{2,2}, F_{2,5}, F_{2,8}, F_{4,3}, F_{5,5}, F_{5,8}, F_{7,2}, F_{8,5}, F_{9,3}, F_{9,7})$ and eleven rows is formed:

$X_i / F_{i,j}$	$F_{2,2}$	$F_{2,5}$	$F_{2,8}$	$F_{4,3}$	$F_{5,5}$	$F_{5,8}$	$F_{7,2}$	$F_{8,5}$	$F_{9,3}$	$F_{9,7}$
$C_2 \rightarrow X_1$	1						1			
$C_3 \rightarrow X_2$				1					1	
$C_5 \rightarrow X_3$		1			1			1		
$C_7 \rightarrow X_4$										1
$C_8 \rightarrow X_5$			1			1				
$R_2 \rightarrow X_6$	1	1	1							
$R_4 \rightarrow X_7$				1						
$R_5 \rightarrow X_8$					1	1				
$R_7 \rightarrow X_9$							1			
$R_8 \rightarrow X_{10}$								1		
$R_9 \rightarrow X_{11}$									1	1

Power or the number of rows in the table is determined by concatenation of columns C and rows R, which are in the one-to-one correspondence with the vector of variables X:

$$C * R = (C_2, C_3, C_5, C_7, C_8) * (R_2, R_4, R_5, R_7, R_8, R_9) \approx (7) \\ \approx X = (X_1, X_2, X_3, X_4, X_5, X_6, X_7, X_8, X_9, X_{10}, X_{11}).$$

Construction of CNF is performed by a coverage table by means of writing the terms for unit values of columns:

$$Y = (X_1 \vee X_6)(X_3 \vee X_6)(X_5 \vee X_6)(X_2 \vee X_7)(X_3 \vee X_8) \& (8) \\ \& (X_5 \vee X_8)(X_1 \vee X_9)(X_3 \vee X_{10})(X_2 \vee X_{11})(X_4 \vee X_{11}).$$

Getting of disjunctive normal form is based on the Boolean algebra identities, which allows performing the logical multiplication all ten multiplicands and the subsequent minimization of DNF terms by applying the operator $ab \vee a\bar{b} = a$, absorption axioms and removing the same terms.

The final result is:

$$Y = X_1 X_2 X_3 X_4 X_5 \vee X_2 X_3 X_4 X_5 X_6 X_9 \vee X_1 X_2 X_3 X_4 X_6 X_8 \vee \\ \vee X_2 X_3 X_4 X_6 X_8 X_9 \vee X_1 X_2 X_4 X_6 X_8 X_{10} \vee X_2 X_4 X_6 X_8 X_9 X_{10} \vee \\ \vee X_1 X_4 X_6 X_7 X_8 X_{10} X_{11} \vee X_1 X_2 X_3 X_5 X_{11} \vee X_2 X_3 X_5 X_6 X_9 X_{11} \vee (9) \\ \vee X_1 X_2 X_3 X_6 X_8 X_{11} \vee X_2 X_3 X_6 X_8 X_9 X_{11} \vee X_1 X_2 X_6 X_8 X_{10} X_{11} \vee \\ \vee X_2 X_6 X_8 X_9 X_{10} X_{11} \vee X_1 X_3 X_5 X_7 X_{11} \vee X_3 X_5 X_6 X_7 X_9 X_{11} \vee \\ \vee X_1 X_3 X_6 X_7 X_8 X_{11} \vee X_3 X_6 X_7 X_8 X_9 X_{11} \vee X_1 X_6 X_7 X_8 X_{10} X_{11} \vee \\ \vee X_6 X_7 X_8 X_9 X_{10} X_{11}.$$

The choice of minimum length terms with 5 variables in given case determines a set of minimal solutions:

$$Y = X_1 X_2 X_3 X_4 X_5 \vee X_1 X_2 X_3 X_5 X_{11} \vee X_1 X_3 X_5 X_7 X_{11} (10)$$

Transformation of the function to the coverage that contains variables in the form of FPGA rows and columns enables to represent the terms as follows:

$$Y = C_2 C_3 C_5 C_7 C_8 \vee C_2 C_3 C_5 C_8 R_9 \vee C_2 C_5 C_8 R_4 R_9. (11)$$

All minimum solutions satisfy the requirements on quantity of spares, determined by numbers:

$$(|C^r| \leq 5) \& (|R^r| \leq 2).$$

The subsequent repair technology for faulty FPGA blocks is electrical reprogramming of an address decoder for FPGA column or row. Concerning FPGA shown in Fig. 1 the readdressing of columns with faulty logic blocks to spare columns is realized, for instance, in compliance with first term of (11) that defines the relation:

Faulty column	2	3	5	7	8
Spare column	11	12	13	14	15

The computational complexity of an algebra-logical repair method for solving of the coverage task [17,20] is determined by the following expression:

$$Q = 2^{|F|} + |C + R| \times 2^{|F|}, (12)$$

where $2^{|F|}$ – costs related to the synthesis of DNF by means of logical multiplication of two-component disjunctions, the number of which is equal to the quantity of faulty blocks (the fault coordinate is determined by a row or column number); $|C+R| \times 2^{|F|}$ is upper limit of computational cost needed to minimize the DNF on limiting set of variables that is equal to total quantity of rows and columns $|C+R|$.

In the worst case, when the coordinates of all faulty blocks are not correlated by rows and columns (unique), for instance, diagonal faults, computational complexity of the matrix method becomes dependent on the number of faulty cells only, and its analytic form is transformed to the following expression:

$$Q = 2^{|F|} + |C+R| \times 2^{|F|} \Big|_{|C+R| \leq 2 \times |F|} = \\ = 2^{|F|} + 2 \times |F| \times 2^{|F|} = 2^{|F|} \times (1 + 2 \times |F|). \quad (13)$$

If to use the numbers of faults m instead of the power of a fault set the previous expression is represented in simpler form:

$$Q = 2^m \times (1 + 2 \times m) = 2^m (2m + 1). \quad (14)$$

According to the Functional Intellectual Property, an algebra-logical repair method for FPGA logic blocks on the basis of solving the coverage task is implemented into a chip as one of Infrastructure IP components that is designed for support of FPGA blocks and SoC availability.

3. Conclusion

Algebra-logical repair method for FPGA logic blocks on the basis of solving the coverage task is focused on the implementation into a chip as one of Infrastructure IP components. It is designed to repair the FPGA blocks and SiP as a whole.

The method enables to obtain exact and optimal solution associated with the minimum number of spare blocks needed to repair the FPGA logic components with multiple faults.

The technological solutions represented in the survey and proposed methods for diagnosis and repairing of digital system-on-a-chip and system-in-package correlates well with the analytical market research of electronics in 2009 and is formulated in the form of Gartner's Top 10 Strategic Technologies for 2009: 1) Virtualization. 2) Cloud Computing. 3) Servers – Beyond Blades. 4) Web-Oriented Architectures. 5) Enterprise Mashups. 6) Specialized Systems. 7) Social Software and Social Networking. 8) Unified Communications. 9) Business Intelligence. 10) Green IT [<http://www.gartner.com/>].

As well, the Gartner's Top 10 correlates well with the analytical research of Computer Sciences Corporation (CSC), represented as 7 tendencies: 1) New media. Internet has become a full-fledged framework for creating and using audio, video and text content in a planetary scale. 2) Social software. Social networks attract millions of users, using the common interests. 3) Enhanced Reality. Gradually, but persistently it enters our lives. Virtual reality, where images of the users travel through the virtual worlds, it becomes practical in finding suitable products, services, products without their prior purchase. 4) Transparency of information. It will let you see yourself and the world with a given degree of detail by means of sensors and internet-cameras placed in the office, and throughout the world. The other side of the coin is how to hide and preserve personal space. 5) Wireless innovations. They allow running any application on any device, anywhere in the world. Here we should expect the appearance of conflict related to the division of frequencies between telecommunications operators, radio and television, cable and satellite companies, Internet service providers. It is expected to the integrate solution of the problem on the basis of wireless technologies with mobile Internet-services. 6) New hardware and software platforms. Level of virtualization is increased. The number of applications which function on the same computer under different operating systems is growing exponentially. «Cloud computations», when a consumer pays for the use of computer infrastructure and applications to providers, stored client data on your own servers, significantly alter the entire calculation structure. Prospects of nanotechnology molecular, quantum and optical computing become more realistic. Instead of silicon chips lighter and smaller elements: the atoms, DNA, spins of electrons and light will work. 7) Intelligent world. Semantic and networking technologies allow computing devices to interpret the information on the algorithms of natural intelligence, whether text, voice, image, or life situations. Computers will be to teach, give advices, make predictions based on information received from the environment and the individual person. Self-learning semantic retrieval applications is developed in the Internet [<http://www.pcweek.ru/>].

6. References

- [1] Kwang-Ting (Tim) Cheng. The Need for a SiP Design and Test Infrastructure // IEEE Design and Test of Computers.– May–June, 2006.– P. 181.
- [2] Fontanelli A. System-in-Package Technology: Opportunities and Challenges // ISQED 2008, 9th International Symposium.– March, 2008.– P. 589 – 593.

- [3] Appello D., Bernardi P., Grosso M., Reorda M.S. System-in-package testing: problems and solutions // IEEE Design & Test of Computers.– Vol. 23, Issue 3.– May-June, 2006.– P. 203 – 211.
- [4] Subhasish M.; Huang W.-J., Saxena N.R., Yu S.-Y., McCluskey E.J. Reconfigurable architecture for autonomous self-repair // IEEE Design & Test of Computers.– Volume 21, Issue 3.– May-June, 2004.– P. 228-240.
- [5] Ross R., Hall R. A FPGA Simulation Using Asexual Genetic Algorithms for Integrated Self-Repair // First NASA/ESA Conference on Volume.– Issue 15-18 June 2006.– P. 301 – 304.
- [6] Habermann S., Kothe R., Vierhaus H.T. Built-in self repair by reconfiguration of FPGAs // Proceedings of the 12th IEEE International Symposium on On-Line Testing.– 2006.– P. 187-188.
- [7] S. Pontarelli, M. Ottavi, V. Vankamamidi, A. Salsano, F. Lombardi. Reliability Evaluation of Repairable/Reconfigurable FPGAs // 21st IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT'06) .– October, 2006.– P. 227-235.
- [8] Koal T., Vierhaus H. T. Basic Architecture for Logic Self Repair // 14th IEEE International On-Line Testing Symposium.– 2008.– P. 177–178.
- [9] Kothe R., Vierhaus H.T., Coym T., Vermeiren W., Straube B. Embedded Self Repair by Transistor and Gate Level Reconfiguration // IEEE Design and Diagnostics of Electronic Circuits and Systems.– 2006.– P. 208–213.
- [10] Mange D., Sipper M., Stauffer A., Tempesti G. Toward self-repairing and self-replicating hardware: the Embryonics approach // Evolvable Hardware, Proceedings of the Second NASA/DoD Workshop.– 2000.– P. 205-214.
- [11] Miclea L., Szilard E., Benso A. Intelligent agents and BIST/BISR – working together in distributed systems // Proceedings of the Test Conference.– 2002.– P. 940-946.
- [12] Rashad S. Oreifej, Carthik A. Sharma, Ronald F. DeMara. Expediting GA-Based Evolution Using Group Testing Techniques for Reconfigurable Hardware // Reconfigurable Computing and FPGA's, 2006.– Sept., 2006.– P. 1-8.
- [13] Anand D., Cowan B., Farnsworth O., Jakobsen P., Oakland S., Ouellette M.R., Wheeler D.L. An on-chip self-repair calculation and fusing methodology // IEEE Design & Test of Computers.– Volume 20, Issue 5.– Sept.-Oct., 2003.– P. 67-75.
- [14] Wang S.-J., Tsai T.-M. Test and diagnosis of faulty logic blocks in FPGAs // IEEE Proceedings Computers and Digital Techniques.– Vol. 146, Issue 2.– March, 1999.– P.100 – 106.
- [15] Pontarelli S., Cardarilli G.C., Malvoni A., Ottavi M., Re M., Salsano A. System-on-chip oriented faulttolerant sequential systems implementation methodology // IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.– Oct., 2001.– P. 455 – 460.
- [16] Peter Rickert, William Krenik. Cell Phone Integration: SiP, SoC, and PoP // IEEE Design and Test of Computers.– May–June, 2006.– P. 188-195.
- [17] Rossen K. Discrete Mathematics and its Applications, McGraw Hill, 2003. 824p.
- [18] IEEE 1500 Web Site.
<http://grouper.ieee.org/groups/1500/>.
- [19] Hahanov V., Hahanova A., Chumachenko S., Galagan S. Diagnosis and repair method of SoC memory // WSEAS transactions on circuits and systems.– Vol.7.– 2008.– P. 698-707.
- [20] Hahanov V., Obrizan V., Litvinova E., Ka Lok Man. Algebra-logical diagnosis model for SoC F-IP // WSEAS transactions on circuits and systems.– Vol. 7.– 2008.– P. 708-717.

Camera-ready was prepared in Kharkov National University of Radio Electronics
by Dr. Svetlana Chumachenko
Lenin ave, 14, KNURE, Kharkov, 61166, Ukraine

Approved for publication: 31.08.2009. Format 60×84¹/₈.
Relative printer's sheets: . Circulation: 150 copies.
Published by SPD FL Stepanov V.V.
Ukraine, 61168, Kharkov, Ak. Pavlova st., 311

Матеріали симпозиуму «Схід-Захід Проектування та Діагностування – 2009»
Макет підготовлено у Харківському національному університеті радіоелектроніки
Редактори: Володимир Хаханов, Світлана Чумаченко
Пр. Леніна, 14, ХНУРЕ, Харків, 61166, Україна

Підписано до публікації: 31.08.2009. Формат 60×84¹/₈.
Умов. друк. арк. . Тираж: 150 прим.
Видано: СПД ФЛ Степанов В.В.
Вул. Ак. Павлова, 311, Харків, 61168, Україна